Jtag Interface - Alinx AX7102 User Manual

Hide thumbs Also See for AX7102:
Table of Contents

Advertisement

AX7102 User Manual
Figure 2-7-2 Reset Button on AC7100 Board
Pin Assignment of Reset Button
Net Name
FPGAPIN Name
FPGA P/N
Comment
RESET_N
IO_L17N_T2_34
T6
复位按键Reset
(八)

JTAG Interface

In the AC7100 core board, it reserves a JTAG interface (J1), it is used to
download or debug FPGA program without expansion board. Figure 2-8-1 is
circuit part of the JTAG port, only four JTAG signals(TMS, TDI, TDO, TCK) are
connected to J1 for JTAG access.
Figure 2-8-1 JTAG Interface
In AC7100 core board, the JTAG connector(J1) is not mounted, If user want to
use it, please install the JTAG connector with single 6-pins 2.54mm pitch
connector. Figure 2-8-2 shows the JTAG connector position on PCB board.
Http://www.alinx.com.cn
21 / 59

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the AX7102 and is the answer not in the manual?

Table of Contents