64-Bit Edge Connector For Pci Operation - Xilinx Virtex-5 FPGA ML555 User Manual

Hide thumbs Also See for Virtex-5 FPGA ML555:
Table of Contents

Advertisement

R

64-bit Edge Connector for PCI Operation

Figure 3-4
Figure 3-16, page 78
PCI power.
Virtex-5 FPGA ML555 Development Kit
UG201 (v1.4) March 10, 2008
Caution!
PCI and PCI Express system units provide different DC voltages to the add-in card
connectors. Before plugging the ML555 board into the system unit, the power configuration
header settings must be reviewed to verify that the board will be powered properly. Failure to
configure the power system properly could result in damage to the system unit or the ML555
board. Refer to
Figure 3-16, page 78
configured for PCI or PCI-X system bus power.
shows the PCI bus connector and power management headers. Refer to
to see how the SW8 switch and the P18 connector are configured for
SW8
Slide Switch SW8
P1: PCI Bus
Connector
P9
P8
P7
Notes:
1. SW8 and P18 must be configured for PCI power mode.
Figure 3-4: PCI Connector and Power Management Headers
www.xilinx.com
64-bit Edge Connector for PCI Operation
to see how the SW8 switch and the P18 connector are
P18: (Remove Shunts for
PCI and PCI-X Modes)
UG201_c3_04_092706
29

Advertisement

Table of Contents
loading

Table of Contents