Xilinx Virtex-6 FPGA ML605 Embedded Kit Getting Started page 12

Hide thumbs Also See for Virtex-6 FPGA ML605 Embedded Kit:
Table of Contents

Advertisement

Introduction
2.
X-Ref Target - Figure 2
3.
Table 1: ML605 Jumper Settings
Jumper REFDES
4.
5.
12
Connect either a DVI monitor to the ML605 board connector shown in
the provided DVI/VGA adapter to connect to a VGA monitor. Ensure that the monitor
is turned ON and its input selected to DVI or VGA appropriately.
Figure 2: ML605 DVI Connector
Confirm that the ML605 jumper settings are at default, as shown in
J66
J67
J68
J66 pins 1-2, J68 ON: RGMII, modified MII in Cu
J18
J17
J19
Test_mon_vrefp sourced by U23, REF3012
J35
Measure voltage proportional to VCCINT current
J54
J65
J42
System ACE CompactFlash Error LED
J69
System ACE CF Error LED Enable
Insert the provided CompactFlash card into the board as shown in
Set the SACE MODE DIP switches (S1) as shown in
Table
2.
www.xilinx.com
Function
GMII
pins 1-2: GMII/MII to Cu
pins 2-3: SGMII to Cu, no clk
pins 1-2: GMII/MII to Cu
pins 2-3: SGMII to Cu, no clk
FMC JTAG Bypass
Exclude FMC LPC connector
Exclude FMC HPC connector
System Monitor
SFP Module
Full BW
SFP Enable
PCIe Lane Size
One Lane
Figure 3
Figure 2
or use
UG730_02_111309
Table
1.
Default
Jump 1-2
Jump 1-2
No Jumper
Jump 1-2
Jump 1-2
Jump 1-2
Jump 9 - 11,
Jump 10 - 12
Jump 1-2
Jump 1-2
Jump 1-2
Jump 1-2
Figure
3.
to the settings listed in
ML605 Getting Started Guide
UG730 (v1.1) June 14, 2010

Advertisement

Table of Contents
loading

Table of Contents