AMD Xilinx ZCU670 User Manual page 50

• Four single color LEDs (callout 23)
LED_0: DS54
○
LED_1: DS55
○
LED_2: DS56
○
LED_3: DS57
○
• One user pushbutton and a CPU reset PB switch (callouts 24 and 25)
GPIO_SW_PL: SW8
○
CPU_RESET: SW13
○
The detailed RFSoC connections for the feature described in this section are documented in the
ZCU670 board XDC file, referenced in
Power and Status LEDs
[Figure 2, area of callouts 17 and 18]
The following table defines the power and status LEDs. For user controlled GPIO LED details, see
User I/O.
Table 20: Power and Status LEDs
Schematic Net
Ref. Des.
DS1 MIO23_LED
DS2 PS_INIT_B
DS3 PS_DONE
DS4 PS_RESET_B
DS5 PS_ERR_OUT
DS6 PS_ERR_STATUS
DS7 USB3 MIC2544 U7
FLG
P1-R ENET_LED_0
DS8 ENET_LED_1
P1-L ENET_LED_2
DS9 MSP430_LED0
DS10 MSP430_LED1
DS19 VCC12_SW
UG1532 (v1.0) March 30, 2022
ZCU670 Board User Guide
Appendix B: Xilinx Design
LED
Name Color
Green RFSoC U1 Bank 500 GPIO LED
Green/ Red Green: FPGA initialization was successful Red: FPGA initialization is in
progress
Green RFSoC U1 bit file download is complete
Red POR U5 asserts RESET_B low when any of the monitored voltages
(IN_) falls below its respective threshold, any EN_ goes low, or MR is
asserted.
Red PS error out is asserted for accidental loss of power, an error in the
PMU that holds the CSU in reset, or an exception in the PMU.
Red PS error status indicates a secure lockdown state. Alternatively, it
can be used by the PMU firmware to indicate system status.
Green PS USB 3.0 ULPI VBUS power error
Green EPHY U33 link established (all speeds) (RJ45 bezel right)
Green EPHY U33 1000BASE-T link established
Green EPHY U33 link activity (RJ45 bezel left)
Blue MSP430 U38 GPIO LED
Green MSP430 U38 GPIO LED
Green 12VDC power on
Chapter 3: Board Component Descriptions
Constraints.
Description
Send Feedback
www.xilinx.com
50