AMD Xilinx ZCU670 User Manual page 41

Table of Contents

Advertisement

Table 16: Ethernet PHY LED Functional Description (cont'd)
Pin Name
LED_0
The LED functions can be re-purposed with a LEDCR1 register write available through the PHYs
management data interface, MDIO/MDC. LED_2 is assigned to ACT (activity indicator) and
LED_0 indicates link established.
LED_1 (100BASE-T link established) is a separate LED DS8 located on the top side of the board
near the RJ45 P1 connector
For more Ethernet PHY details, see the TI DS83867 data sheet on the
website.
The detailed RFSoC connections for the feature described in this section are documented in the
ZCU670 board XDC file, referenced in
Programmable Logic JTAG Programming Options
[Figure
2, callouts 8 and 9]
ZCU670 JTAG chain:
• J24 USB micro AB connector connected to U29 FT4232HL USB-JTAG bridge
• J25 2x7 2 mm shrouded, keyed JTAG pod flat cable connector
The ZCU670 board JTAG chain is shown in the following figure.
UG1532 (v1.0) March 30, 2022
ZCU670 Board User Guide
Type
By default, this pin indicates that link is established.
S, I/O, PD
Additional functionality is configurable by means of LEDCR1[3:0] register bits.
(Figure
2, callout 16).
Appendix B: Xilinx Design
Chapter 3: Board Component Descriptions
Description
Texas Instruments
Constraints.
Send Feedback
www.xilinx.com
41

Advertisement

Table of Contents
loading

Table of Contents