UM0488
2.5
2.6
2.7
Downloaded from
Elcodis.com
electronic components distributor
Audio
The STM3210E-EVAL evaluation board supports stereo audio play because it provides an
audio DAC AK4343 connected to both I
STM32F103ZGT6. Either external slave mode or PLL slave mode (reference clock BICK or
LRCK) of audio DAC can be used by setting the jumper JP18.
The I2S_MCK is multiplexed with smartcard and motor control, and can be enabled by
setting the jumper JP15. Refer to
is in power-down mode when PDN pin is pulled-down by PG11.
Table 4.
Audio related jumpers
Jumper
External slave mode (MCK from STM32F103ZGT6) is selected when
JP18 is set as shown (default setting).
JP18
PLL slave mode (reference clock BICK or LRCK) is selected when JP18 is
set as shown.
Serial Flash
A 64 or 128 Mbit serial Flash connected to SPI1 of STM32F103ZGT6 serial Flash chip
select is managed by IO-pin PB2. The SPI1_MISO is multiplexed with motor control, it can
be enabled by setting the jumper JP3. Refer to
CAN
The STM3210E-EVAL evaluation board supports CAN2.0A/B compliant CAN bus
communication based on 3.3 V CAN transceiver. High-speed mode, standby mode and
slope control mode are available and can be selected by setting JP8.
Table 5.
CAN related jumpers
Jumper
CAN transceiver works in standby mode when JP8 is set as shown.
JP8
CAN transceiver works in high-speed mode when JP8 is set as shown
(default setting).
CAN transceiver works in slope control mode when JP8 is open.
CAN terminal resistor is enabled when JP6 is fitted.
JP6
Default setting: not fitted
Hardware layout and configuration
2
S port and two channels of DAC of microcontroller
Section 2.9: Motor control
Description
Section 2.9: Motor control
Description
Doc ID 14220 Rev 5
for details. Audio DAC AK4343
1 2 3
1 2 3
for details.
1 2 3
1 2 3
9/48
Need help?
Do you have a question about the STM3210E-EVAL and is the answer not in the manual?