Quectel QuecOpen AG521R-NA Hardware Design page 29

Table of Contents

Advertisement

PCIe Interface
Pin Name
Pin No.
PCIE_REFCLK_
40
P
PCIE_REFCLK_
38
M
PCIE_TX_M
44
PCIE_TX_P
46
PCIE_RX_M
32
PCIE_RX_P
34
PCIE_CLKREQ
36
PCIE_RST
39
PCIE_WAKE
30
RGMII Interface
Pin Name
Pin No.
RGMII_MD_IO
10
RGMII_MD_
11
CLK
RGMII_RX_0
13
RGMII_RX_1
14
RGMII_CTL_RX 15
RGMII_RX_2
16
AG521R-NA_QuecOpen_Hardware_Design
I/O
Description
PCIe reference clock
AO
(+)
PCIe reference clock
AO
(-)
AO
PCIe transmit (-)
AO
PCIe transmit (+)
AI
PCIe receive (-)
AI
PCIe receive (+)
IO
PCIe clock request
DO
PCIe reset
DI
PCIe wakeup
I/O
Description
RGMII MDIO
IO
management data
RGMII MDC
DO
management clock
RGMII receive data
DI
bit 0
RGMII receive data
DI
bit 1
RGMII receive
DI
control
RGMII receive data
DI
bit 2
Automotive Module Series
AG521R-NA QuecOpen Hardware Design
DC
Comment
Characteristics
Require differential
impedance of 95 Ω.
If unused, keep them
open.
V
max = 0.45 V
OL
V
min = 1.35 V
OH
V
min = -0.3 V
IL
V
max = 0.63 V
IL
V
min = 1.17 V
IH
1.8 V power domain
V
max = 2.1 V
IH
If unused, keep them
V
max = 0.45 V
OL
open.
V
min = 1.35 V
OH
V
min = -0.3 V
IL
V
max = 0.63 V
IL
V
min = 1.17 V
IH
V
max = 2.1 V
IH
DC
Comment
Characteristics
Power domain
If unused, keep them
determined by
open.
RGMII_PWR_IN
28 / 104

Advertisement

Table of Contents
loading

Table of Contents