Table of Contents
Advertisement
Input frequency
Minimum pulse width
ESD protection
3.8.9
Digital Outputs (OUT0, OUT1, OUT2/Error, OUT3/ Ready)
Mode compliance
Default state
Output voltage
Output current
Minimum pulse width
ESD protection
3.8.10
Digital Hall Inputs (Hall1, Hall2, Hall3)
Mode compliance
Default state
Input voltage
Input current
Minimum pulse width
ESD protection
3.8.11
Encoder #1 Inputs (A1+, A1-, B1+, B1-, Z1+, Z1-,)
Differential mode compliance
Input voltage, differential mode
Input impedance, differential
ESD protection
All differential input pins have internal 120 Ω termination resistors connected across
1
Technosoft 2019
Logic "HIGH"; Pulled to +24V
Human body model
All outputs (OUT0, OUT1, OUT2/Error, OUT3/Ready)
Not supplied (+V
floating or to GND)
LOG
OUT0, OUT1
Immediately after
power-up
OUT2/Error, OUT3/ Ready
OUT0, OUT1, OUT2/Error
Normal operation
OUT3/Ready
Logic "LOW"; output at nominal current
OUT2/Error, OUT3/ Ready
Logic "HIGH";
output current = 0,
OUT0, OUT1
no load
Logic "HIGH", external load to +V
Absolute maximum, continuous
Absolute maximum, surge (duration ≤ 1s)
Logic "LOW", sink current, continuous
Logic "HIGH", source current;
external load to GND; V
>= 2.0V
OUT
Logic "HIGH", leakage current; external load to +V
V
max = 40V
LOG
Human body model
Input floating (wiring disconnected)
Logic "LOW"
Logic "HIGH"
Floating voltage (not connected)
Absolute maximum, surge (duration ≤ 1s)
Logic "LOW"; Pull to GND
Logic "HIGH"; Internal 1KΩ pull-up to +5
Human body model
For full RS422 compliance, see
Hysteresis
Differential mode
Common-mode range (A+ to GND, etc.)
A1+, A2+, B1+, B2+, Z1+, Z2+
A1-, A2-, B1-, B2-, Z1-, Z2-
Differential mode
Differential mode
Human body model
36
LOG
†
OUT1, OUT2, OUT3
OUT0
OUT2/Error, OUT3/
Ready
OUT0, OUT1
; V
=
LOG
OUT
†
1
iPOS80x0 BX-CAN/-CAT Technical Reference
0
0
0.3
0
150
3.3
±2
Min.
Typ.
Max.
Units
NPN 24V
High-Z (floating)
Logic "HIGH"
Logic "LOW"
Logic "HIGH"
Logic "LOW"
0.8
2.9
3
3.3
4
4.5
5
V
LOG
-0.5
V
+0.5
LOG
-1
V
+1
LOG
0.5
2
2
4
0.1
0.2
2
±15
Min.
Typ.
Max.
TTL / CMOS / Open-collector
Logic HIGH
0
0.8
1.8
4.5
-10
+15
5
3
0
0
0
2
±5
Min.
Typ.
Max.
TIA/EIA-422-A
±0.06
±0.1
±0.2
-14
+14
-11
+14
2.2
1.6
0
10
50
±1
kHz
µs
kV
V
A
A
mA
mA
mA
µs
kV
Units
V
mA
µs
kV
Units
V
kΩ
MHz
ns
kV
Advertisement
Table of Contents
