Physical Interconnect Devices; Amc Bay; Rear Transition Module; Interrupt Structure - SMART Embedded Computing ATCA-F140 Series Installation And Use Manual

Table of Contents

Advertisement

Functional Description
4.11.3

Physical Interconnect Devices

Broadcom PHYs use a hardware reset pin RESET_L, which resets all internal nodes to a
known state. RESET_L is always asserted after power-up. Mode pins are latched at the
time that hardware reset is deasserted.
4.11.4

AMC Bay

The IPMC on the ATCA-F140 is responsible for resetting the AMC bay. It initiates a reset
cycle after an AMC module is plugged in or if the payload power of the carrier board is in a
power cycle. The IPMC drives the ENABLE# signal active low as an input to the AMC
module. The 82571EB device is reset in parallel to the AMC.
4.11.5

Rear Transition Module

The RTM-ATCA-F140 is reset by two reset sources, the IPMC and the reset controller
inside the FPGA. During normal operation, the RTM-ATCA-F140 and the ATCA-F140 front
blade are treated as one reset domain using the RTM_RST_L signal from the FPGA.
4.12

Interrupt Structure

All external interrupts belonging to the service processor interrupt structure are routed to
the QorIQ P2020 Integrated Processor. The PIC inside the QorIQ P2020 Integrated
Processor is compliant with the OpenPIC architecture. The interrupt controller provides
interrupt management, and is responsible for receiving hardware-generated interrupts from
different sources (both internal and external), prioritizing them, and delivering them to the
CPU for servicing. The PIC is set to the mixed mode on ATCA-F140 so that both internal
and external interrupts are delivered using normal priority and delivery mechanisms.
The interrupt sources are collected by the on-board FPGA. This FPGA includes an interrupt
source register, which reflects the actual interrupt status. The interrupt inputs of the FPGA
are mapped to the IRQ[11:0] signals, which are connected to the QorIQ P2020 Integrated
Processor.
Table 4-9
Interrupt Source
BCM56334
BITS Framer 1
DS26503
BITS Framer 2
DS26503
110
Interrupt Mapping
Port Signal
INTA
P2020 PCIE 1 INTA Internal
INT_L
BITS1_INT_L
INT_L
BITS2_INT_L
Source Type
Direct
Direct
ATCA-F140 Series Installation and Use (6806800M67S)
Functional Description
Voltage
Active
OD
3.3
Low
Active
OD
3.3
Low
P2020
IRQ
0
1
2

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the ATCA-F140 Series and is the answer not in the manual?

Related Products for SMART Embedded Computing ATCA-F140 Series

This manual is also suitable for:

Atca-f140-tclk3Atca-f140-dAtca-f140

Table of Contents