Additional Support Resources; Typographical Conventions - Xilinx ML50 Series User Manual

Evaluation platform
Table of Contents

Advertisement

Preface: About This Guide

Additional Support Resources

To search the database of silicon and software questions and answers, or to create a
technical support case in WebCase, see the Xilinx® website at:
http://www.xilinx.com/support.

Typographical Conventions

This document uses the following typographical conventions. An example illustrates each
convention.
6
This guide describes the RocketIO™ GTP transceivers available in the Virtex-5 LXT
and SXT platform devices.
Virtex-5 FPGA Tri-Mode Ethernet Media Access Controller User Guide
This user guide describes the dedicated Tri-Mode Ethernet Media Access Controller
available in the Virtex-5 LXT and SXT platform devices.
Virtex-5 FPGA Integrated Endpoint Block User Guide for PCI Express® Designs
This user guide describes the integrated Endpoint blocks in the Virtex-5 LXT and SXT
platform devices for PCI Express designs.
XtremeDSP Design Considerations
This guide describes the XtremeDSP. slice and includes reference designs for using the
DSP48E.
Virtex-5 FPGA Configuration User Guide
This all-encompassing configuration guide includes chapters on configuration
interfaces (serial and SelectMAP), bitstream encryption, Boundary-Scan and JTAG
configuration, reconfiguration techniques, and readback through the SelectMAP and
JTAG interfaces.
Virtex-5 FPGA System Monitor User Guide
The System Monitor functionality available in all the Virtex-5 devices is outlined in
this guide.
Virtex-5 FPGA Packaging and Pinout Specification
This specification includes the tables for device/package combinations and maximum
I/Os, pin definitions, pinout tables, pinout diagrams, mechanical drawings, and
thermal specifications.
Convention
References to other documents
Italic font
Emphasis in text
Underlined Text
Indicates a link to a web page.
www.xilinx.com
Meaning or Use
Example
See the Virtex-5 Configuration
Guide for more information.
The address (F) is asserted after
clock event 2.
http://www.xilinx.com/virtex5
ML501 Evaluation Platform
UG226 (v1.3) November 10, 2008
R

Advertisement

Table of Contents
loading

This manual is also suitable for:

Ml501

Table of Contents