Table of Contents
Advertisement
PARALLEL I/O INTERFACE
The parallel I/O section is configured for Am8304 bidirectional bus
transceivers at Port A (FFE8) and Port B (FFEA).
As shipped from the
factory, j umpers
arE~
install ed between jumper pi ns 105 and 110 for Port
A and between 104 and 109 for Port B•. Table 2-7 lists the jumpers for
Port A and B functions.
Port C is two 4 bit ports.
Sockets are
prov i ded for each port for TTL 1 i ne dri vers as 1 i sted in table 2-8.
The Port C interface 1 i nes may be termi nated by ei ther a 220n/330n
divider or a 1Kn pull-up as shown in figure 2-2.
The 220n/330n Pull-Up/Pull-DoW'n Pack is stocked by di st ri butor under
Intel
part
number SBG-901
and
National
Semiconductor part
number
BLC-901.
The 1Kn Pull-Up Pack is stocked under Intel
part number
SBC-902 and National Semiconductor part number BLC-902.
Table 2-9 lists the pin connections for parallel I/O connector P3.
TABLE 2-7.
PARALLEL I/O PORT A AND B JUMPERS
INPUT
OUTPUT
BI-DIRECTIONAL
,-~.
-
105-108
105··110
105-111
104-109
104··107
104-106
~
ORT
·A
B
14
14
2
15
2
15
3
12
3
12
4
11
4
11
5
10
5
10
6
9
6
9
7
8
7
8
F'ULL·UP
PULL·UPIPULL DOWN
(1KlI)
(220Uf330f)
L....---
.
Figure 2-2.
Parallel I/O Line Terminator
2-7
Advertisement
Table of Contents
