Xilinx LogiCORE IP v1.02a Product Manual page 16

Table of Contents

Advertisement

UART Programmable Baud Rate Register (UART_BAUD)
This register sets the baud rate when using programmable baud rate. The initial value of the
register is determined from the selected fixed baud rate C_UART_BAUDRATE and the clock
frequency C_FREQ, using the formula:
Table 2-12: UART Programmable Baud Rate Register (UART_BAUD)
Reserved
31
Table 2-13:
UART Programmable Baud Rate Register Bit Definitions
Bit(s)
31:20
19:0
General Purpose Output x Register (GPOx) (x = 1, 2, 3 or 4)
This register holds the value that will be driven to the corresponding bits in the I/O Module
GPOx port output signals. All bits in the register are updated when the register is written.
This register is not implemented if the value of C_USE_GPOx is 0.
Table 2-14: General Purpose Output x Register (GPOx)
31
Table 2-15: General Purpose Output x Register Bit Definitions
Bit(s)
31:C_GPOx_SIZE
[C_GPOx_SIZE-1]:0
General Purpose Input x Register (GPIx) (x=1, 2, 3 or 4)
This register reads the value that is input on the corresponding I/O Module GPIx port input
signal bits. This register is not implemented if the value of C_USE_GPIx is 0.
Table 2-16: General Purpose Input x Register (GPIx)
31
I/O Module v1.02a
PG052 October 16, 2012
UART_BAUD
=
20 19
Core
Name
Access
-
-
UART_BAUD
W
Reserved
Name Core
Reset
Access
Value
Reserved
-
-
-
GPOx
W
0
Register holds data driven to corresponding bits in the GPO
port
Reserved
www.xilinx.com
C_FREQ
-- - -- - -- - - -- - -- - -- - -- - -- - -- - - -- - -- - -- - -- - -- - -- - -- - - -- - 1
C_UART_BAUDRATE 16
UART_BAUD
Reset
Value
-
Reserved
See above
Programmed UART Baud Rate
C_GPOx_SIZE C_GPOx_SIZE-1
Description
C_GPIx_SIZE C_GPIx_SIZE-1
Register Space
0
Description
GPOx
0
GPIx
0
16
Product Specification

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the LogiCORE IP v1.02a and is the answer not in the manual?

Subscribe to Our Youtube Channel

Table of Contents