Register Space - Xilinx LogiCORE MicroBlaze Product Manual

Table of Contents

Advertisement

Table 2-3: MicroBlaze MCS Signals (Cont'd)
Port Name
UART_Rx_IO
UART_Tx_IO
UART_Interrupt
(1)
FITx_Interrupt
(1)
FITx_Toggle
(1)
PITx_Enable
(1)
PITx_Interrupt
(1)
PITx_Toggle
(1)
GPOx
(1)
GPIx
(1)
GPIx_Interrupt
INTC_Interrupt
1. x = 1, 2, 3 or 4

Register Space

Table 2-4: MicroBlaze MCS Address Map
Address (hex)
0x0 - C_MEMSIZE-1
C_MEMSIZE - 0x7FFFFFFF
0x80000000 - 0x800000FF
0x80000100 - 0xBFFFFFFF
0xC0000000 - 0xFFFFFFFF
MicroBlaze Micro Controller System v1.3
PG048 December 18, 2012
MSB:LSB
UART Signals
FIT Signals
PIT Signals
GPO Signals
[C_GPOx_SIZE - 1]:0
GPI Signals
[C_GPIx_SIZE - 1]:0
INTC Signals
0:[C_INTC_INTR_SIZE - 1]
Name
Access Type
Local Memory
RW
Reserved
I/O Module
RW
Reserved
I/O Bus
RW
www.xilinx.com
Chapter 2: Product Specification
I/O
Description
I
Receive Data
O
Transmit Data
O
UART Interrupt
O
FITx timer lapsed
O
Inverted FITx_Toggle when FITx timer lapses
I
PITx count enable when C_PITx_PRESCALER =
External
O
PITx timer lapsed
O
Inverted PITx_Toggle when PITx lapses
O
GPOx Output
I
GPIx Input
O
GPIx input changed
I
External interrupt inputs
Description
Local Memory for MicroBlaze software
Mapped to I/O Module registers
Mapped to I/O Bus address output
10

Advertisement

Table of Contents
loading

Table of Contents