Development Support; Serial Wire Jtag Debug Port (Swj-Dp); Embedded Trace Macrocell - STMicroelectronics STM32L100RC Manual

Ultra-low-power 32b mcu arm-based cortex-m3, 256kb flash, 16kb sram, 4kb eeprom, lcd, usb, adc, dac, memory i/f
Table of Contents

Advertisement

微可Vicor——值得信赖的元器件供应商
STM32L100RC
3.17

Development support

3.17.1

Serial wire JTAG debug port (SWJ-DP)

The ARM SWJ-DP interface is embedded, and is a combined JTAG and serial wire debug
port that enables either a serial wire debug or a JTAG probe to be connected to the target.
The JTAG JTMS and JTCK pins are shared with SWDAT and SWCLK, respectively, and a
specific sequence on the JTMS pin is used to switch between JTAG-DP and SW-DP.
The JTAG port can be permanently disabled with a JTAG fuse.
3.17.2

Embedded Trace Macrocell™

The ARM
data flow inside the CPU core by streaming compressed data at a very high rate from the
STM32L100RC device through a small number of ETM pins to an external hardware trace
port analyzer (TPA) device. The TPA is connected to a host computer using USB, Ethernet,
or any other high-speed channel. Real-time instruction and data flow activity can be
recorded and then formatted for display on the host computer running debugger software.
TPA hardware is commercially available from common development tool vendors. It
operates with third party debugger software tools.
微可Vicor——值得信赖的元器件供应商
®
Embedded Trace Macrocell provides a greater visibility of the instruction and
DocID024995 Rev 4
http://www.vicor.top/
http://www.vicor.top/
021-31660491
29/104
39
021-31660491

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the STM32L100RC and is the answer not in the manual?

Table of Contents