Table of Contents
Advertisement
ESMT
Write interrupted by Precharge Command & Write Burst Stop Cycle @ Burst Length = Full page
0
1
2
C L O C K
C K E
C S
R A S
C A S
A D D R
R A a
B A 0
B A 1
R A a
A 1 0 / A P
D Q
W E
D Q M
R o w A c t i v e
( A - B a n k )
*Note : 1. Data-in at the cycle of interrupted by precharge can not be written into the corresponding memory cell. It is defined by
AC parameter of t
DQM at write interrupted by precharge command is needed to prevent invalid write.
DQM should mask invalid input data on precharge command cycle when asserting precharge before end of burst. Input
data after Row precharge cycle will be masked internally.
2. Burst stop is valid at every burst length.
Elite Semiconductor Memory Technology Inc.
5
3
4
6
7
C A a
D A a 0 D A a 1
D A a 2 D A a 3 D A a 4
B u r s t S t o p
W r i t e
( A - B a n k )
.
RDL
1 1
1 2
9
1 0
8
H I G H
C A b
t
B D L
D A b 0
D A b 1
D A b 2
W r i t e
( A - B a n k )
M12L64164A
1 3
1 4
1 5
1 6
1 7
* N o t e 1
D A b 3 D A b 4 D A b 5
P r e c h a r g e
( A - B a n k )
Publication Date: May 2008
Revision: 3.3
1 8
1 9
t
R D L
: D o n ' t C a r e
40/46
Advertisement
Table of Contents
