Figure 4-10 . State [Relocation] Format Specification With Assigned Modules; Figure 4-11 . State Listing Using Relocation Values - HP 1630A Operating And Programming Manual

Logic analyzer
Hide thumbs Also See for 1630A:
Table of Contents

Advertisement

State Measurements
Model 1630A/D/G
4- 1 2
State Format Specification____________________________________
for lab. l ®
Calculator
Module
Starting
Name
Value
OC00
I
r -
F1
IlHR~7
ilv'CI
Figure 4-10 . State [Relocation] Format Specification With Assigned Modules
Figure 4-11 . State Listing Using Relocation Values
8 . A comparison of the relocatable code modules and the absolute hexidecimal values, two columns of the
same states, may be made .
a. Press FORMAT twice to return to the State [Assignment] Format Specification menu .
b . INSERT a new label, ADDR1, and assign all address probe bits to the label .
c. Press LIST and both lists for the address bits will be displayed in the state listing as in figure 4-12 .
NOTE
For easy comparison of lists, the ADDR1 list may be moved to the right of
ADDR . Move the cursor to the ADDR1 label field and press the blue shift key
and then the LABEL CURSOR left key.
9 . Similar relocation ranges and names may be assigned to the other labels from the State [Assignment]
Format Specification .
Label>
RDDR
DATA
STRT
Time
Base ;
+0000*
TIME
+000D
36
3
0.0
s
+0001"
TIME
+000E
37
3
2.000 us
+0002-*
TIME
+000F
38
2
2.000 ps
+0003*
TIME
+0010
39
2
1 .480 ps
+0004*
TIME
+GOOD
36
3
1 .520 Ps
+0005*
TIME
+OBOE
37
3
2.000 p.s
+0006*
TIME
+000F
38
2
2.000 Ps
®*
TIME
+0010
39
2
1 .480 ps
+0008*
TIME
+0000
36
3
1 .520 ps
+0009*.
TIME
+000E
37
3
2.000 ps
+0010*
TIME
+000F
38
2
2.000 Ps
+0011+
TIME
+0010
39
2
1 .480 ps
+0012+
TIME
+000D
36
3
1 .520 ps
+0013*
TIME
+OOOE
37
3
2.000 1-
10014-
TIME
+000F
38
2
2.000 ps
+0015+
TIME
+0010
39
2
1 .480 PS

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

1630g1630d

Table of Contents