Figure 7-2. State Assignment Format Specification; Figure 7-3. State Trace Specification In State/Timing Measurements - HP 1630A Operating And Programming Manual

Logic analyzer
Hide thumbs Also See for 1630A:
Table of Contents

Advertisement

Model 1630A/D/G
Interactive State and Timing Measurements
3. Press the FORMAT key. Set up the [Assignment] menu the same as in figure 7-2 . There are two
differences in this menu in interactive mode : the least significant pod (8 bits) is omitted and the
Multiplex field now has eight fewer bits in the master clock field . The [Relocation] modules have been
set-up as in figure 3-10 .
Slave Clock
Master Clock
JKL
JKL
Multiplexing
Pod4
Pod3
Pod2
Podl
8 . . . . . . .0 8 . . . . . . .0 8. . . . . . .0 7. . . . . .0
Activity>
_____lilt __1111111 111111111 11111111
Label
Pol
DATA
WR-RD
Figure 7-2. State Assignment Format Specification
4 . Press the TRACE key. The state trace specification will be on screen . See figure 7-3. Set up the trace
specification to trigger when it finds the first occurrence of a state that matches the specification in row
"a". Move the cursor into the trigger field and press NEXT[], as required, to obtain [a].
5 . Move the cursor down into the ADDRS field in row "a" and enter [TIME]+0011 . Use the NEXT[] key to
obtain [TIME] and the numeric keys to obtain +0011 as in figure 7-3 .
Trace Specification___________________________________ .
In sequence
l Trace Mode
Master
Trace at . .® Occurrences of
®
while storing
then store
Label>
ADDRS
ADDRI
DATA
CMTRL
WR-RD
MEM10
Figure 7-3. State Trace Specification In State/Timing Measurements
7- 3

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

1630g1630d

Table of Contents