Table of Contents
Advertisement
Prestigio Cavaliere 141
8.3 No Display
P
9
SMBCLK
U508
Clock
Generator
SMBDATA
ICS952001
SDR_CLK
47
R591
22
P
U505
5-7
FWDSDCLKO
R84
North
22
Bridge
SiS650
L526
120Z/100M
+2.5V_DDR
+VCLK_DDR
L525
120Z/100M
+2.5V_DDR
+VCLK_DDRA
******System Clock Check---2******
R626
17
P
9
R625
7
16
R627
24
U510
R628
25
22
R599
DDR
2
Clock
R600
1
Buffer
R598
4
ICS93722
R597
5
R596
13
8
R595
14
C125
10P
P
9
3,12,23
U510
10
0
DDR_CLK3
U511
U512
0
U513
DDR_CLK3#
U514
0
DDR_CLK4
0
DDR_CLK4#
0
DDR_CLK0
0
DDR_CLK0#
0
DDR_CLK1
0
DDR_CLK1#
0
DDR_CLK2
0
DDR_CLK2#
L528 120Z/100M
+3V
L532 120Z/100M
+3V
L523 120Z/100M
+3V
L529 120Z/100M
+3V
L521 120Z/100M
+3V
L22 120Z/100M
+3V
L527 120Z/100M
+3V
L21 120Z/100M
+3V
103
Technical Service Manual
P
11
U7
U8
U9
U10
P
12
J509
DIMM SOCKET
1
P
+VCLK_REF
9
11
+VCLK_Z
28
+VCLK_48
13,19
+VCLK_PCI
U508
29
+VCLK_AGP
42
+VCLK_CPU
48
+VCLK_SDRAM
36
+VCLK_VDDA
Advertisement
Table of Contents
