Table of Contents
Advertisement
MINIMUM HARDWARE CONSIDERATIONS
This chapter discusses the major hardware consideration differences between the 8XC196Lx and
the 8XC196Kx. The 8XC196Lx has implemented a reset source SFR that reveals the source of
the most recent reset request.
9.1
IDENTIFYING THE RESET SOURCE
The reset source (RSTSRC) register indicates the source of the last reset that the microcontroller
encountered (Figure 9-1). If more than one reset occurs at the same time, all of the corresponding
RSTSRC bits are set. Reading this SFR clears all the register bits.
RSTSRC
The reset source (RSTSRC) register indicates the source(s) of the last reset that the microcontroller
encountered.
7
—
—
Bit
Bit
Number
Mnemonic
7:4
—
3
CFDRST
2
WDTRST
1
SFWRST
0
EXTRST
NOTE:
1. The State of the RSTSRC register is inderterminate on a V
states will have the corresponding reset event bit set in the register.
—
—
Reserved; for compatibility with future devices, write zeros to these bits.
Clock Failure Detection Reset
When set, this bit indicates that a failed clock caused the last reset.
Watchdog Timer Reset
When set, this bit indicates that the watchdog timer caused the last reset.
Software Reset
When set, this bit indicates that either the RST instruction or the IDLPD
instruction used with an illegal key caused the last reset.
External Reset
When set, this bit indicates that the RESET# pin being asserted caused the
last reset.
Figure 9-1. Reset Source (RSTSRC) Register
CHAPTER 9
Reset State:
CFDRST
WDTRST
Function
power up condition. All other reset
CC
Address:
1F92H
(1)
XXH
0
SFWRST
EXTRST
9-1
Advertisement
Table of Contents
