NEC PD78081(A) User Manual page 21

Table. No.
1-1 Differences between the PD78081, 78082 and 78P083, the PD78081(A), 78082(A)
and 78P083(A), and the PD78081(A2) ............................................................................
2-1 Type of Input/Output Circuit of Each Pin ............................................................................
3-1 Vector Table ........................................................................................................................
3-2 Special-Function Register List (1/2) ..................................................................................
3-2 Special-Function Register List (2/2) ...................................................................................
4-1 Port Functions ....................................................................................................................
4-2 Port Configuration ..............................................................................................................
4-3 Port Mode Register and Output Latch Settings when Using Dual-Fucntions .....................
5-1 Clock Generator Configuration ...........................................................................................
5-2 Maximum Time Required for CPU Clock Switchover .........................................................
6-1 Timer/Event Counter Types and Functions ........................................................................
6-2 8-Bit Timer/Event Counters 5 and 6 Interval Times ............................................................
6-3 8-Bit Timer/Event Counters 5 and 6 Square-Wave Output Ranges ...................................
6-4 8-Bit Timer/Event Counters 5 and 6 Configurations ...........................................................
6-5 8-Bit Timer/Event Counters 5 and 6 Interval Times ............................................................
6-6 8-Bit Timer/Event Counters 5 and 6 Square-Wave Output Ranges ...................................
7-1 Watchdog Timer Overrun Detection Times .........................................................................
7-2 Interval Times .....................................................................................................................
7-3 Watchdog Timer Configuration ...........................................................................................
7-4 Watchdog Timer Overrun Detection Time ..........................................................................
7-5 Interval Timer Interval Time ................................................................................................
8-1 Clock Output Control Circuit Configuration ........................................................................
9-1 Buzzer Output Control Circuit Configuration ......................................................................
10-1 A/D Converter Configuration ..............................................................................................
11-1 Serial Interface Channel 2 Configuration ...........................................................................
11-2 Serial Interface Channel 2 Operating Mode Settings .........................................................
11-3 Relation between Main System Clock and Baud Rate .......................................................
11-4 Relation between ASCK Pin Input Frequency and Baud Rate (When BRGC is set to 00H)
11-5 Relation between Main System Clock and Baud Rate .......................................................
11-6 Relation between ASCK Pin Input Frequency and Baud Rate (When BRGC is set to 00H)
11-7 Receive Error Causes ........................................................................................................
TABLE (1/2)
Title
- x -
Page
13
22
28
38
39
54
55
64
69
77
79
80
81
82
92
95
103
104
105
109
110
112
115
119
136
142
146
147
155
156
161