Table of Contents
Advertisement
Figure 11-6. Baud Rate Generator Control Register Format (2/2)
TPS3 TPS2 TPS1 TPS0
0
0
0
0
0
1
0
1
0
1
1
0
0
1
1
1
1
0
0
0
1
0
0
1
1
0
1
0
1
0
1
1
1
1
0
0
1
1
0
1
1
1
1
0
Other than above
Caution When a write is performed to BRGC during a communication operation, baud rate generator
output is disrupted and communication cannot be performed normally. Therefore, BRGC
must not be written to during a communication operation.
Remarks 1. f
:
X
2. f
:
XX
3. MCS :
4. n
:
5. Values in parentheses when operated at f
CHAPTER 11 SERIAL INTERFACE CHANNEL 2
5-Bit Counter Source Clock Selection
MCS=1
10
10
f
/2
f
/2
XX
XX
f
f
XX
X
f
/2
f
/2
XX
X
2
2
f
/2
f
/2
XX
X
3
3
f
/2
f
/2
XX
X
4
4
f
/2
f
/2
XX
X
5
5
f
/2
f
/2
XX
X
6
6
f
/2
f
/2
XX
X
7
7
f
/2
f
/2
XX
X
8
8
f
/2
f
/2
XX
X
9
9
f
/2
f
/2
XX
X
Setting prohibited
Main system clock oscillation frequency
Main system clock frequency (f
Oscillation mode selection register (OSMS) bit 0
Value set in TPS0 to TPS3 (1
MCS=0
11
(4.9 kHz)
f
/2
X
(5.0 MHz)
f
/2
X
2
(2.5 MHz)
f
/2
X
3
(1.25 MHz)
f
/2
X
4
(625 kHz)
f
/2
X
5
(313 kHz)
f
/2
X
6
(156 kHz)
f
/2
X
7
(78.1 kHz)
f
/2
X
8
(39.1 kHz)
f
/2
X
9
(19.5 kHz)
f
/2
X
10
(9.8 kHz)
f
/2
X
or f
/2)
X
X
n
11)
=5.0 MHz
X
n
(2.4 kHz)
11
(2.5 MHz)
1
(1.25 MHz)
2
(625 kHz)
3
(313 kHz)
4
(156 kHz)
5
(78.1 kHz)
6
(39.1 kHz)
7
(19.5 kHz)
8
(9.8 kHz)
9
(4.9 kHz)
10
145
- Quick Links:
- Features
- Pin Configuration (Top View)
Hide quick links:
Advertisement
Table of Contents
