Tcontrol; Thermal Warning; Thermal Trip - Intel BX80569Q9550 - Core 2 Quad 2.83 GHz Processor Datasheet

Intel itanium processor quad-core 1.86-1.73 ghz with 24 mb l3 cache 9350, intel itanium processor quad-core 1.73-1.60 ghz with 20 mb l3 cache 9340, intel itanium processor quad-core 1.60-1.46 ghz with 20 mb l3 cache 9330, intel itanium processor quad-core
Hide thumbs Also See for BX80569Q9550 - Core 2 Quad 2.83 GHz Processor:
Table of Contents

Advertisement

Thermal Specifications
QR_CSR_IPF_THERM_CONFIG.thermalert_deassert_thresh. Intel recommends using
the values listed in the PIROM when programming
QR_CSR_IPF_THERM_CONFIG.thermalert_assert_hot_thresh and
QR_CSR_IPF_THERM_CONFIG.thermalert_deassert_thresh. The default values for
QR_CSR_IPF_THERM_CONFIG.thermalert_assert_hot_thresh and
QR_CSR_IPF_THERM_CONFIG.thermalert_deassert_thresh are 10°C and 4°C
respectively for the Intel
Processor 9500 Series, the default values are 0°C.
This signal can be used by the platform to implement thermal regulation features such
as generating an external interrupt to tell the operating system that the processor core
die temperature is increasing.
5.1.4
T
CONTROL
T
CONTROL
in degrees Celsius below the PROCHOT_N threshold. The minimum value of the
T
CONTROL
Series and
value is available in the PIROM. T
processor operating power and is independent of the processor core configuration or
executed applications. A server thermal management controller can monitor the
processor temperature via the Digital Thermal Sensor (DTS) readout, and use the
T
CONTROL
engaged. This will ensure reliable processor operation over its expected life. Note that
no internal response is generated by the processor at T
THERMALERT_N as an interrupt to program an alternative temperature monitoring
threshold value to provide margin in their cooling solution design. See Intel
Processor 9300 Series Thermal Mechanical Design Guide for additional guidance on
implementing a compliant processor thermal solution.
5.1.5

Thermal Warning

THERMWARN is the temperature beyond which data integrity is not guaranteed and
PROCHOT_N remains asserted.
5.1.6

Thermal Trip

The Intel
protects itself from catastrophic overheating by use of an internal thermal sensor. The
sensor trip point is set well above the maximum operating temperature to ensure that
there are no false trips. The Intel
®
Itanium
the junction temperature exceeds a safe operating level. At this point THERMTRIP_N is
asserted. If THERMTRIP_N is asserted, processor voltages (VCCCORE, VCCUNCORE,
AND VCCCACHE) must be removed within the timeframe defined in
Data will be lost or corrupt, and transaction time outs will occur if the Intel
Processor 9300 Series and Intel
The part that shuts down may still have pending snoops or memory reads that the
other sockets in the partition may have requested.
Once THERMTRIP_N is asserted, the Intel
®
Itanium
temperature has dropped below the trip level, a RESET_N pulse can be used to reset
the processor. If the temperature has not dropped below the trip level, the processor
®
®
Intel
Itanium
Processor 9300 Series and 9500 Series Datasheet
®
Itanium
is a thermal monitoring setpoint which is specified as a relative temperature
threshold is specified in
Table 5-4
for the Intel
value as the threshold at which active system thermal management must be
®
Itanium
®
Processor 9300 Series nd Intel
Processor 9500 Series will issue THERMTRIP_N and stop all execution when
®
Processor 9500 Series remain stopped until RESET_N is asserted. If the die
®
Processor 9300 Series. For the Intel
®
Table 5-3
for the Intel
®
®
Itanium
Processor 9500 Series, and the default
value applies to the full range of the
CONTROL
CONTROL
®
Itanium
®
®
Itanium
Processor 9300 Series and Intel
®
Itanium
Processor 9500 Series go into thermal trip.
®
®
Itanium
Processor 9300 Series and Intel
®
Itanium
®
Itanium
Processor 9300
. Customers can utilize
®
Itanium
®
Processor 9500 Series
®
Table
2-36.
®
Itanium
®
®
®
®
137

Advertisement

Table of Contents
loading

This manual is also suitable for:

Itanium 9300 seriesItanium 9500 series

Table of Contents