Arbitration - Intel Arria 10 User Manual

Transceiver phy
Hide thumbs Also See for Arria 10:
Table of Contents

Advertisement

You can write to the address 0x340 at the same time to start the streaming, enable
broadcasting, and select the profile to be streamed. Different requests to multiple
channels can be made simultaneously by writing to the addresses of the desired
channels through the user reconfiguration interface (shared or independent). The
reconfig_waitrequest
is complete.
Related Information
Steps to Perform Dynamic Reconfiguration
Analog Parameter Settings

6.6. Arbitration

Figure 270. Arria 10 ATX PLL with Embedded Streamer
Reconfiguration
®
®
Intel
Arria
10 Transceiver PHY User Guide
512
signal remains asserted after the reconfiguration streaming
on page 585
Arria 10 ATX PLL IP
User
Logic
6. Reconfiguration Interface and Dynamic Reconfiguration
on page 516
Arria 10 ATX PLL
To/From
PreSICE
Reconfiguration
Interface
Streamer
ADME
Debug Fabric
Connectivity to channel reconfiguration registers
and optional soft registers
Host Link
UG-01143 | 2018.06.15
Internal
Configuration
Bus
Configuration
Avalon-MM
Registers
Interface
Optional Reconfiguration Logic
(Capability, Control and Status)
Intel IP
User Logic

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents