Model 2: Acknowledgment Model - Intel Arria 10 User Manual

Transceiver phy
Hide thumbs Also See for Arria 10:
Table of Contents

Advertisement

4. Resetting Transceiver Channels
UG-01143 | 2018.06.15
Figure 207. Dynamic Reconfiguration of Receiver Channel During Device Operation
Device Power Up
rx_analogreset
rx_is_lockedtodata

4.3.2. Model 2: Acknowledgment Model

The acknowledgment model uses an event-driven mechanism. It is used for
applications with strict timing requirements. Instead of waiting for a minimum
assertion time of 70 μs for
to receive the acknowledgment from the Transceiver Native PHY IP core to ensure
successful assertion and deassertion of the analog resets.
To enable the acknowledgment model, enable the following ports in the Transceiver
Native PHY IP core:
Enable the
Figure 208. Enabling the tx_analog_reset_ack Port
Enable the
Figure 209. Enabling the rx_analog_reset_ack Port
rx_cal_busy
t
rx_digitalreset
t
= 70 μs
1
req
tx_analogreset
tx_analog_reset_ack
rx_analog_reset_ack
Legal
Reconfiguration
Window
req
2
3
and
rx_analogreset
port in the TX PMA
port in the RX PMA
Intel
t
min 4 μs
LTD
4
5
, you must wait
®
®
Arria
10 Transceiver PHY User Guide
427

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents