Mitsubishi QJ71C24/-R2 User Manual page 246

Melsec system q programmable logic controllers, serial communication modules gx configurator-sc
Hide thumbs Also See for QJ71C24/-R2:
Table of Contents

Advertisement

9 DEDICATED INSTRUCTIONS
Error
Program example
9 - 16
(1) In case of operation errors, the error flag (SM0) turns on and the error code is
stored in SD0.
See one of the following manuals according to the error code, and check and
correct the error.
<Error code>
4FFF
or less : QCPU(Q Mode) User's Manual
H
(Hardware Design, Maintenance and Inspection)
The following example shows a program that receives any data using the bidirectional
protocol and stores that data in D10 or later.
The input/output signals of the Q series C24 are from X/Y00 to X/Y1F:
MELSEC-Q
Designate the receive channel.
Clear the receive data count storage device
to 0.
Designate the allowable receive data count.
With the normal completion, the receive
data within the allowable receive data count
(user designated) is read from the receive
data storage area in the buffer memory.
After the BIDIN instruction is executed,
the user designated read completion
signal (M0) comes on for 1 scan.
The reading of received data is performed
by the PLC CPU.
9 - 16

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Qj71c24nSh-080007Qj71c24n-r2Qj71c24n-r4Qj71c24Qj71c24-r2 ... Show all

Table of Contents