Mitsubishi QJ71C24/-R2 User Manual page 240

Melsec system q programmable logic controllers, serial communication modules gx configurator-sc
Hide thumbs Also See for QJ71C24/-R2:
Table of Contents

Advertisement

9 DEDICATED INSTRUCTIONS
Error
Program example
9 - 10
(1) When a dedicated instruction is completed abnormally, the abnormal completion
signal (D2)+1, turns on and the error code is stored in the transmission result
(S1)+1.
In case of operation errors, the error flag (SM0) turns on and the error code is
stored in SD0.
See one of the following manuals according to the error code, and check and
correct the error.
<Error code>
4FFF
or less : QCPU(Q Mode) User's Manual
H
(Hardware Design, Maintenance and Inspection)
7000
or more: Section 10.2 of the User's Manual (Basic)
H
The following example shows a program that stores data received via the non-
procedure protocol in D10 and later.
When the input/output signals of the Q series C24 are from X/Y00 to X/Y1F:
MELSEC-Q
Designate the receive channel.
Clear the reception result and receive data count
storage device to 0.
Designate the allowable receive data count.
With normal completion, the receive data within the
allowable receive data count (user designated) is read
from the receive data storage area in the buffer memory.
Once the INPUT instruction is executed, the user
designated read completion signal (M0) turns ON for
1 scan.
The reading of receive data and switching of the
ON/OFF status are performed by the PLC CPU.
The abnormal completion flag is reset by an external
command.
9 - 10

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Qj71c24nSh-080007Qj71c24n-r2Qj71c24n-r4Qj71c24Qj71c24-r2 ... Show all

Table of Contents