Mitsubishi QJ71C24/-R2 User Manual page 177

Melsec system q programmable logic controllers, serial communication modules gx configurator-sc
Hide thumbs Also See for QJ71C24/-R2:
Table of Contents

Advertisement

7 DATA COMMUNICATIONS USING BIDIRECTIONAL PROTOCOL
External device
Q series C24
1)-1
7 - 26
(4) Transmission: invalid, reception: invalid
2)-1
E
Arbitrary data
N
Q
E
Arbitrary data
N
Q
REMARK
Time-check timer 1 (response monitoring time) shown in the illustration is described
in Section 6.2 of User's Manual (Application).
POINT
When the transmission control (see Chapter 9 of User's Manual (Application)) is
performed, and the simultaneous transmission data valid/invalid designation sets
that the receive data is valid and transmission data is valid, the Q series C24
performs message transmission and message reception processing as described
below.
During message transmission processing, time check by timer 1 (response
monitoring time) is performed.
1) Message transmission (1)-1 in the illustration)
• If the Q series C24 receives a terminate transmission request (DC3
received/DSR signal OFF) from the external device during message
transmission, it terminates data transmission.
• When the Q series C24 receives the ready to send signal (DC1
received/DSR signal ON), it restarts data transmission.
2) Message reception
• If the Q series C24 cannot send a response message to the external device
in response to message reception because the external device issued a
terminate transmission request (DC3 received/DSR signal OFF), it transmits
the response message after it receives the ready to send signal (DC1
received/DSR signal ON) from the external device.
Sum check
code
Sum check
code
MELSEC-Q
Ignores the receive
data of 1)-1.
Generates a simultaneous
transmission error.
Ignores the receivedata of 2)-1.
7 - 26

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Qj71c24nSh-080007Qj71c24n-r2Qj71c24n-r4Qj71c24Qj71c24-r2 ... Show all

Table of Contents