Mitsubishi QJ71C24/-R2 User Manual page 172

Melsec system q programmable logic controllers, serial communication modules gx configurator-sc
Hide thumbs Also See for QJ71C24/-R2:
Table of Contents

Advertisement

7 DATA COMMUNICATIONS USING BIDIRECTIONAL PROTOCOL
For normal completion
D 0
Interface number
D 1
Transmission result
D 2
Transmission data count
D11
to
Transmission data
D15
For abnormal completion
D 0
Interface number
D 1
Transmission result
(other than 0000
D 2
Transmission data count
D11
to
Transmission data
D15
7 - 21
(0001
)
H
(0000
)
H
(0005
)
H
(4241
)
H
to
(0A0D
)
H
(0001
)
H
From buffer memory (address 257
)
H
(0005
)
H
(4241
)
H
to
(0A0D
)
H
POINT
(1) The SPBUSY instruction is used to read the execution status when using a
dedicated instruction. (See Chapter 9.)
(2) More than one BIDOUT instruction cannot be executed simultaneously.
Execute the next BIDOUT instruction only after the execution of the first
BIDOUT instruction is completed.
Q series C24
Address
Buffer memory
257
Data transmission result storage area
H
400
Transmission data count designation area
H
401
H
to
Transmission data designation area
5FF
H
)
H
MELSEC-Q
7 - 21

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Qj71c24nSh-080007Qj71c24n-r2Qj71c24n-r4Qj71c24Qj71c24-r2 ... Show all

Table of Contents