Sad_Interleave_List_0, Sad_Interleave_List_1; Sad_Interleave_List_2, Sad_Interleave_List_3; Sad_Interleave_List_4, Sad_Interleave_List_5; Sad_Interleave_List_6, Sad_Interleave_List_7 - Intel BX80605I7870 - Core i7 2.93 GHz Processor Datasheet

Data sheet
Table of Contents

Advertisement

Device:
Function: 1
Offset:
Access as a Dword
19:6
2:1
0
2.6.7

SAD_INTERLEAVE_LIST_0, SAD_INTERLEAVE_LIST_1

SAD_INTERLEAVE_LIST_2, SAD_INTERLEAVE_LIST_3

SAD_INTERLEAVE_LIST_4, SAD_INTERLEAVE_LIST_5

SAD_INTERLEAVE_LIST_6, SAD_INTERLEAVE_LIST_7

This register provides SAD DRAM package assignments. When the corresponding
DRAM_RULE hits, a 3-bit number (determined by mode) is used to index into the
interleave_list to determine which package is the HOME for this address.
00: IOH
01: Socket 0
10: Socket 1
11: Reserved
Device:
Function: 1
Offset:
Access as a Dword
Bit
29:28
25:24
21:20
17:16
13:12
9:8
5:4
1:0
46
0
80h, 84h, 88h, 8Ch, 90h, 94h, 98h, 9Ch
LIMIT
DRAM rule top limit address. Must be strictly greater than previous rule, even if
RW
-
this rule is disabled, unless this rule and all following rules are disabled. Lower
limit is the previous rule (or 0 if it is first rule). This field is compared against
MA[39:26] in the memory address map.
MODE
DRAM rule interleave mode. If a DRAM_RULE hits a 3 bit number is used to
index into the corresponding interleave_list to determine which package the
DRAM belongs to. This mode selects how that number is computed.
RW
-
00 = Address bits {8,7,6}.
01 = Address bits {8,7,6} XORed with {18,17,16}.
10 = Address bit {6}, MOD3(Address[39..6]). (Note 6 is the high order bit)
11 = Reserved.
ENABLE
Enable for DRAM rule. If Enabled Range between this rule and previous rule is
RW
0
Directed to HOME channel (unless overridden by other dedicated address range
registers). If disabled, all accesses in this range are directed in MMIO to the
IOH.
0
C0h, C4h, C8h, CCh, D0h, D4h, D8h, DCh
Reset
Type
Value
RW
-
PACKAGE7. Package for index value 7 of interleaves.
RW
-
PACKAGE6. Package for index value 6 of interleaves.
RW
-
PACKAGE5. Package for index value 5 of interleaves.
RW
-
PACKAGE4. Package for index value 4 of interleaves.
RW
-
PACKAGE3. Package for index value 3 of interleaves.
RW
-
PACKAGE2. Package for index value 2 of interleaves.
RW
-
PACKAGE1. Package for index value 1 of interleaves.
RW
-
PACKAGE0. Package for index value 0 of interleaves.
Register Description
Description
Datasheet

Advertisement

Table of Contents
loading

This manual is also suitable for:

Core i7

Table of Contents