Table of Contents
Advertisement
INSTRUCTION SET
IRET
— Interrupt Return
IRET
IRET (Normal)
FLAGS ← @SP
Operation:
SP ← SP + 1
PC ← @SP
SP ← SP + 2
SYM(0) ← 1
This instruction is used at the end of an interrupt service routine. It restores the flag register and
the program counter. It also re-enables global interrupts. A "normal IRET" is executed only if the
fast interrupt status bit (FIS, bit one of the FLAGS register, 0D5H) is cleared (= "0"). If a fast
interrupt occurred, IRET clears the FIS bit that was set at the beginning of the service routine.
Flags:
All flags are restored to their original settings (that is, the settings before the interrupt occurred).
Format:
IRET
(Normal)
IRET
(Fast)
Example:
In the figure below, the instruction pointer is initially loaded with 100H in the main program before
interrupts are enabled. When an interrupt occurs, the program counter and instruction pointer are
swapped. This causes the PC to jump to address 100H and the IP to keep the return address.
The last instruction in the service routine normally is a jump to IRET at address FFH. This causes
the instruction pointer to be loaded with 100H "again" and the program counter to jump back to
the main program. Now, the next interrupt can occur and the IP is still correct at 100H.
NOTE:
In the fast interrupt example above, if the last instruction is not a jump to IRET, you must pay
attention to the order of the last two instructions. The IRET cannot be immediately proceded by a
clearing of the interrupt status (as with a reset of the IPR register).
6-46
IRET (Fast)
PC ↔ IP
FLAGS ← FLAGS'
FIS ← 0
opc
opc
S3C8275X/F8275X/C8278X/F8278X/C8274X/F8274X
Bytes
1
Bytes
1
0H
FFH
IRET
100H
Interrupt
Service
Routine
JP to FFH
FFFFH
Cycles
10 (internal stack)
12 (internal stack)
Cycles
6
Opcode (Hex)
BF
Opcode (Hex)
BF
Advertisement
Table of Contents
