State Of Data; References - Intel E5410 - Cpu Xeon Quad Core 2.33Ghz Fsb1333Mhz 12M Lga771 Tray Datasheet

Data sheet
Hide thumbs Also See for E5410 - Cpu Xeon Quad Core 2.33Ghz Fsb1333Mhz 12M Lga771 Tray:
Table of Contents

Advertisement

• VRM (Voltage Regulator Module) – DC-DC converter built onto a module that
interfaces with a card edge socket and supplies the correct voltage and current to
the processor based on the logic state of the processor VID bits.
• EVRD (Enterprise Voltage Regulator Down) – DC-DC converter integrated onto
the system board that provides the correct voltage and current to the processor
based on the logic state of the processor VID bits.
• V
– The processor core power supply.
CC
• V
– The processor ground.
SS
• V
– FSB termination voltage.
TT
1.2

State of Data

The data contained within this document is the most accurate information available by
the publication date of this document.
1.3

References

Material and concepts available in the following documents may be beneficial when
reading this document:
AP-485, Intel
Intel
®
64 and IA-32 Architectures Software Developer's Manual, Volume 1
Intel
®
64 and IA-32 Architectures Software Developer's Manual, Volume 2A
®
Intel
64 and IA-32 Architectures Software Developer's Manual, Volume 2B
®
Intel
64 and IA-32 Architectures Software Developer's Manual, Volume 3A
Intel
®
64 and IA-32 Architectures Software Developer's Manual, Volume 3B
Intel
®
64 and IA-32 Intel
®
Intel
64 and IA-32 Intel
Documentation Changes
Quad-Core Intel® Xeon® Processor 5400 Series Specification Update
Voltage Regulator Module (VRM) and Enterprise Voltage Regulator-Down (EVRD)
11.0 Design Guidelines
Quad-Core Intel® Xeon® Processor 5400 Series Thermal/Mechanical Design
Guidelines (TMDG)
LGA771 Socket Mechanical Design Guide
Quad-Core Intel® Xeon® Processor 5400 Series Boundary Scan Descriptive
Language (BSDL) Model
Notes:
1.
Contact your Intel representative for the latest revision of these documents
2.
Document is available publicly at http://developer.intel.com.
Document
®
Processor Identification and the CPUID Instruction
®
Architectures Optimization Reference Manual
®
Architectures Software Developer's Manual
§
Document
Notes
Number
1
241618
2
253665
2
253666
253667
253668
253669
248966
2
252046
2
318585
2
315889
2
318611
1
313871
2
318587
2
13

Advertisement

Table of Contents
loading

Table of Contents