Output Queue - Chroma 63200 Series Operation & Programming Manual

High power dc electronic load
Hide thumbs Also See for 63200 Series:
Table of Contents

Advertisement

Mnemonic Bit Value
OC
0
OV
1
OP
2
RV
3
OT
4
LD
5
ST
6
PF
7
SP
8
FF
12
4096
RS
13
8192
PR
14
16384
8.4

Output Queue

The Output Queue stores output messages until they are read from the electronic load.
The Output Queue stores messages sequentially on a FIFO (First-In, First-Out) basis.
When there is data in the queue, it sets it to 4 (MAV bit) in the Status Byte register.
Table 8-1 Bit Description of Questionable Status
Over current. When an over current condition has occurred on a
1
channel, Bit 0 is set and remains set until the over current
condition is removed and LOAD:PROT:CLE is programmed.
Over voltage. When an over voltage condition has occurred on
2
a channel, Bit 1 is set and remains set until the over voltage
condition is removed and LOAD:PROT:CLE is programmed.
Overpower. An overpower condition has occurred on a channel,
4
Bit 2 is set and remains set until the overpower condition is
removed and LOAD:PROT:CLE is programmed.
Reverse voltage on input. When a channel has a reverse
8
voltage applied to it, Bit 3 is set. It remains set until the reverse
voltage is removed and LOAD:PROT:CLE is programmed.
Over temperature. When over temperature condition has
occurred on a channel, Bit 4 is set and the channel is turned off.
16
It remains set until the channel has cooled down well below the
over temperature trip point and LOAD:PROT:CLE is
programmed.
Load on. Once any channel goes to "Load On" condition, the bit
32
will be set until "Load On" disappears in all channels.
Short on. Once any channel goes to "Short On" condition, the
64
bit will be set until "Short On" disappears in all channels.
SPEC TEST pass/fail indicator. Under "SPEC TEST On"
128
condition, "1" represents SPEC TEST pass, "0" represents
SPEC TEST fail.
SPEC TEST on. As long as specification checking function is
256
enabled, the bit will be set. Otherwise, the bit is reset.
Fan fail. "Fan Fail" means that the fan on any module is out of
order. Once the condition happens, "1" will reflect on the bit.
Users can program "LOAD:PROT:CLE" to clear the condition. If
the fan doesn't function well after programming the command,
the bit will still be set in seconds.
Remote Sensing Connection. Once Vsense terminals are
connected to UUT, the bit is set until the connection disjoined.
Program run. When a program is running, the bit is set and
remains set until the program comes to an end.
Meaning
Status Reporting
8-3

Advertisement

Table of Contents
loading

This manual is also suitable for:

63211632212

Table of Contents