Table of Contents

Advertisement

Quick Links

Silicon identification
This document applies to the part numbers of STM32F038x6 devices listed in
their silicon revisions shown in
Section 1
the device datasheet and reference manual RM0091.
Reference
STM32F038x6
Reference
STM32F038x6
1. The REV_ID bits in the DBGMCU_IDCODE register indicate the revision code of the device
(see the reference manual for details on the revision code).
2. Refer to datasheet for details on how to identify the silicon revision code on different types of
package.
October 2016
Table
gives a summary and
STM32F038C6, STM32F038F6, STM32F038G6, STM32F038K6,
Table 2. Device identification
DocID026423 Rev 2
STM32F038x6 device limitations
2.
Section 2
a description of device limitations, with respect to
Table 1. Device summary
Part numbers
STM32F038E6
Revision code marked on the device
STM32F038x6
Errata sheet
(1)
(2)
'A', '1'
Table 1
and
1/21
www.st.com
1

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the STM32F038 6 Series and is the answer not in the manual?

Questions and answers

Summary of Contents for ST STM32F038 6 Series

  • Page 1 1. The REV_ID bits in the DBGMCU_IDCODE register indicate the revision code of the device (see the reference manual for details on the revision code). 2. Refer to datasheet for details on how to identify the silicon revision code on different types of package. October 2016 DocID026423 Rev 2 1/21 www.st.com...
  • Page 2: Table Of Contents

    Contents STM32F038x6 Contents Summary of device limitations ....... . 4 Description of device limitations .
  • Page 3 STM32F038x6 Contents 2.4.2 BSY bit may stay high at the end of a data transfer in slave mode ..13 2.4.3 Wrong CRC transmitted in master mode with delayed SCK feedback . 13 2.4.4 CRC error in SPI slave mode if internal NSS changes before CRC transfer .
  • Page 4: Summary Of Device Limitations

    Summary of device limitations STM32F038x6 Summary of device limitations The following table gives a quick references to all documented device limitations of STM32F038x6 and their status: A = workaround available N = no workaround available P = partial workaround available “-”...
  • Page 5 STM32F038x6 Summary of device limitations Table 3. Summary of device limitations (continued) Status Function Section Limitation Rev. ‘A’, ‘1’ 2.4.1 BSY bit may stay high when SPI is disabled 2.4.2 BSY bit may stay high at the end of a data transfer in slave mode 2.4.3 Wrong CRC transmitted in master mode with delayed SCK feedback 2.4.4...
  • Page 6: Description Of Device Limitations

    Description of device limitations STM32F038x6 Description of device limitations The following sections describe device limitations and provide workarounds if available. They are grouped by device functions. USART 2.1.1 Start bit detected too soon when sampling for NACK signal from the smartcard Description In the ISO7816, when a character parity error is incorrect, the smartcard receiver shall transmit a NACK error signal at (10.5 +/- 0.2) etu after the character START bit falling edge.
  • Page 7: Consistency Not Checked In Mode 1 Of Automatic Baud Rate

    STM32F038x6 Description of device limitations Workaround Configure the I/O used for nRTS as alternate function after setting the UE and RE bits. 2.1.4 Consistency not checked in mode 1 of automatic baud rate detection Description In mode 1 (ABRMOD = 01) of automatic baud rate detection, the Start bit then the first data bit duration is measured.
  • Page 8: Gpio

    Description of device limitations STM32F038x6 Wait until TXE flag is set before clearing TE bit Wait until TC flag is set before clearing TE bit GPIO 2.2.1 Extra consumption on GPIOs PB0..1 on 20/25/28-pin devices Description For lower pin count devices, some GPIOs are not available on the package. The hardware forces them to safe configuration.
  • Page 9: Spurious Bus Error Detection In Master Mode

    STM32F038x6 Description of device limitations Workaround Increase the I2CCLK frequency to get I2CCLK period within the transmitter minimum data set-up time. Alternatively, increase transmitter’s minimum data set-up time. 2.3.2 Spurious bus error detection in master mode Description In master mode, a bus error can be detected by mistake, so the BERR flag can be wrongly raised in the status register.
  • Page 10: 10-Bit Combined With 7-Bit Slave Mode: Addcode May Indicate Wrong Slave Address Detection

    Description of device limitations STM32F038x6 2.3.4 10-bit combined with 7-bit slave mode: ADDCODE may indicate wrong slave address detection Description Under specific conditions, the ADDCODE (Address match code) in the I2C_ISR register indicates a wrong slave address. To see the limitation, all the following conditions have to be fulfilled: •...
  • Page 11: Hd;Sta

    STM32F038x6 Description of device limitations 2.3.6 Wakeup frame may not wakeup from STOP if t is close to HD;STA HSI startup time Description Under specific conditions and if the START condition hold time t duration is very close HD;STA to the HSI start-up time duration, the I C is not able to detect the address match and wake up the MCU from STOP.
  • Page 12: 10-Bit Master Mode: New Transfer Cannot Be Launched If First Part Of The Address Has Not Been Acknowledged By The Slave

    Description of device limitations STM32F038x6 Workaround Disable the I C (PE=0) before entering Stop mode and re-enable it in Run mode. 2.3.8 10-bit master mode: new transfer cannot be launched if first part of the address has not been acknowledged by the slave Description In master mode, the master automatically sends a STOP bit when the slave has not acknowledged a byte during the address transmission.
  • Page 13: Bsy Bit May Stay High At The End Of A Data Transfer In Slave Mode

    STM32F038x6 Description of device limitations 2.4.2 BSY bit may stay high at the end of a data transfer in slave mode Description In slave mode, The BSY bit is not reliable to handle the end of data frame transaction due to some bad synchronization between the CPU clock and external SCK clock provided by the SPI master.
  • Page 14: Crc Error In Spi Slave Mode If Internal Nss Changes Before Crc

    Description of device limitations STM32F038x6 2.4.4 CRC error in SPI slave mode if internal NSS changes before CRC transfer Description When the device is configured as SPI slave, the transition of the internal NSS after the CRCNEXT flag is set may result in wrong CRC value computed by the device and, as a consequence, a CRC error.
  • Page 15: Packing Mode Limitation At Reception

    STM32F038x6 Description of device limitations Workaround The following measures can be adopted, jointly or individually: • Decrease the APB clock speed. • Configure the IO pad of the SCK pin to be faster. The following table gives the maximum allowable APB frequency versus GPIOx_OSPEEDR output speed control field setting for the SCK pin, at 30pF of capacitive load.
  • Page 16: In I S Slave Mode: Ws Level Must Be Set By The External Master When Enabling The I2S

    Description of device limitations STM32F038x6 2.4.8 In I S slave mode: WS level must be set by the external master when enabling the I2S Description In slave mode, the WS signal level is used only to start the communication. If the I2S (in slave mode) is enabled while the master is already sending the clock and the WS signal level is low (for I S protocol) or is high (for the LSB or MSB-justified mode), the slave starts...
  • Page 17: Rtc Calendar Registers Are Not Locked Properly

    STM32F038x6 Description of device limitations 2.5.3 RTC calendar registers are not locked properly Description When reading the calendar registers with BYPSHAD=0, the RTC_TR and RTC_DR registers may not be locked after the read of RTC_SSR register. This happens if the read of RTC_SSR is initiated one APB clock period before the shadow registers are updated.
  • Page 18: Iwdg

    Description of device limitations STM32F038x6 IWDG 2.7.1 RVU, PVU and WVU flags are not reset in STOP mode Description The RVU,PVU and WVU flags of the IWDG_SR register are set by hardware after a write access to the IWDG_RLR and the IWDG_PR registers, respectively. If the Stop mode is entered immediately after the write access, the RVU,PVU and WVU flags are not reset by hardware.
  • Page 19: Revision History

    STM32F038x6 Revision history Revision history Table 5. Document revision history Date Revision Changes 12-Jun-2014 Initial release. Added: USART: – Section 2.1.1: Start bit detected too soon when sampling for NACK signal from the smartcard – Section 2.1.2: Break request can prevent the Transmission Complete flag (TC) from being set –...
  • Page 20 Revision history STM32F038x6 Table 5. Document revision history (continued) Date Revision Changes ADC: – Section 2.6.1: Overrun flag not set if EOC reset coincides with new conversion end – Section 2.6.2: ADEN bit cannot be set immediately after the ADC calibration IWDG: –...
  • Page 21 ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order acknowledgement.

Table of Contents