Xilinx XtremeDSP Spartan-3A DSP 3400A HW-SD3400A-DSP-DB-UNI-G User Manual page 34

Chapter 1: Introduction
34
Downloaded from Elcodis.com electronic components distributor
28. RS232 Serial Port
This DB9 male connector allows the FPGA to communicate serial data to another
device. The port is wired as a host device (DCE) and configured to operate at up to
115200 bauds. For this reason, a null modem cable is normally required to connect the
board to the serial port on a computer. An interface device is used to shift the voltage
level between FPGA and RS232 signals.
Note: The FPGA is only connected to the TX and RX data pins of the serial port. As
such, other RS232 signals such as hardware flow-control signals are not used. For this
reason, flow control should be disabled when communicating with a computer.
Table 1-20: Serial Port FPGA Pin Assignments
DB9 Pin FPGA Pin
2 V14
3 AA20
29. SPDIF Output Connectors
The SPDIF connector J20 is used to output digital audio output.
30. Configuration Jumpers
Ten configuration jumpers are present on the Spartan-3A DSP 3400A Edition board.
Table 1-21 defines how to use the configuration jumpers.
Table 1-21: Configuration Jumpers
Jumper Function
JP1 Prevents the USB
controller from running
the firmware in the I
EEPROM.
JP2 Ethernet modes
JP5 FMC #1 I/O bank voltage
selection
JP6 Clock generator
programming mode
JP7/ System ACE failsafe mode Failsafe mode enabled
JP8
JP9 Fan controller bypass
JP10 LCD backlight control
JP11 FMC #2 I/O bank voltage
selection
www.xilinx.com
Description
TX
RX
On
1-2: Does not run the
2
firmware from I C
2
C EEPROM
1-2: GMII (default)
2-3: RGMII
Voltage present a FPGA
and at FMC Connector J13
(default)
JTAG programming
(default)
when both jumpers are
populated
Fan controller bypassed
Backlight is on (default)
Voltage present a FPGA
and at FMC Connector J19
(default)
Spartan-3A DSP 3400A Edition User Guide
Off
Runs the firmware from
2
the I C EEPROM (default).
N/A
No voltage present a
FPGA and at FMC
Connector J13
2
I C programming
Failsafe mode disabled
when both jumpers are
unpopulated
Fan controller is not
bypassed (default)
Backlight is off
No voltage present a
FPGA and at FMC
Connector J19
UG498 (v2.2) November 17, 2008
R