Xilinx. Xilinx expressly disclaims any liability arising out of your use of the Documentation. Xilinx reserves the right, at its sole discretion, to change the Documentation without notice at any time. Xilinx assumes no obligation to correct any errors contained in the Documentation, or to advise you of any corrections or updates.
Preface About This Guide This document describes the FMC XM105 debug card (HW-FMC-XM105-G), referred to as the XM105 in this guide. Xilinx FMC-supported evaluation (carrier) boards are referred to simply as boards in this guide. Guide Contents This manual contains the following chapters: •...
Page 6
Preface: About This Guide www.xilinx.com FMC XM105 Debug Card User Guide UG537 (v1.2) September 24, 2010 Downloaded from Elcodis.com electronic components distributor...
Board Technical Description are combined within this document. Related Xilinx Documents Prior to using the XM105 users should be familiar with Xilinx resources. See the following locations for additional documentation on Xilinx tools and solutions: • ISE: www.xilinx.com/ise •...
EK-V6-ML605-G Notes: While every effort has been made to comply with the FPGA Mezzanine Card Specification, Xilinx cannot claim nor assume full compliance with the FMC/VITA-57-1 specification. Consequently, Xilinx cannot claim nor support the usage of the XM105 on any other FMC (VITA-57.1) board.
XM105. Hand tighten the two mounting screws to the bottom of the board. Turn the attached board and XM105 unit over so that the Xilinx FPGA is visible. Connect the input power source to the board. Turn the board power input switch to The system is now ready for use.
J16: 6 pin x 2 row male header 6-pin header J15: 6 pin x 1 row male header User LEDS Four user LEDS FMC XM105 Debug Card User Guide www.xilinx.com UG537 (v1.2) September 24, 2010 Downloaded from Elcodis.com electronic components distributor...
Page 12
Notes: 1. Available only with FMC HPC board interfaces. Xilinx Virtex-6 FPGA ML605 evaluation board provides one FMC LPC and one FMC HPC interface. Xilinx Spartan-6 FPGA SP601 and SP605 evaluation boards provide a single FMC LPC interface. www.xilinx.com FMC XM105 Debug Card User Guide UG537 (v1.2) September 24, 2010...
Board Technical Description 1. VITA 57.1 FMC HPC Connector J17 This connector provides the interface to the board containing the Xilinx FPGA. The XM105 uses Samtec FMC HPC connector part number ASP-134488-01. The XM105 connector mates with a FMC LPC connector or an FMC HPC connector on Xilinx boards.
Chapter 1: XM105 See the Xilinx board user guides and schematics for a description of features provided by LPC and/or HPC interfaces contained on the board, including power supply specifications, FPGA banking connectivity, and FPGA pin assignments. • For SP601 LPC interface, see...
FMC HPC JTAG signals. This interface is not intended to provide a means to program the FPGA on the board. See the Xilinx board user guide for details of board JTAG interface support of FMC mezzanine cards. Connections between the mezzanine FMC HPC and...
Notes: 1. Available only when connected to board with FMC HPC interface support. 2. These pins are not connected on the Xilinx ML605 FMC HPC board interface. 6. Connector J16 This 12-position connector provides an interface from the XM105 to 12 single-ended signals on the board’s FMC LPC or FMC HPC interface.
Page 22
FMC_HB19_P FMC_HB09_N FMC_HB19_N Notes: 1. Signal names with “_CC_” can be connected to FPGA clock capable pins on the board. See Xilinx board user guides for additional information. www.xilinx.com FMC XM105 Debug Card User Guide UG537 (v1.2) September 24, 2010 Downloaded from Elcodis.com...
FMC_LA19_P FMC_LA09_N FMC_LA19_N Notes: 1. Signal names with “_CC_” can be connected to FPGA clock capable pins on the board. See Xilinx board user guides for additional information. FMC XM105 Debug Card User Guide www.xilinx.com UG537 (v1.2) September 24, 2010 Downloaded from Elcodis.com...
FMC_HA19_P FMC_HA09_N FMC_HA19_N Notes: 1. Signal names with “_CC_” can be connected to FPGA clock capable pins on the board. See Xilinx board user guides for additional information. www.xilinx.com FMC XM105 Debug Card User Guide UG537 (v1.2) September 24, 2010 Downloaded from Elcodis.com...
Notes: 1. Mictor JTAG signals are available on 9-position connector J19. 2. Signal names with “_CC_” may be connected to FPGA clock capable pins on the board. See Xilinx board user guides for additional information. FMC XM105 Debug Card User Guide www.xilinx.com...
A pair of differential SMA connectors can be utilized to provide a high-precision differential clock or a single-ended clock to the board. Virtex-6 FPGA and Spartan-6 FPGA devices require single-ended clocks on the “P” input of an IOB pair. See Xilinx FPGA documentation for additional information.
E0 and E1. As shown in Table 1-16, Xilinx boards provide GA0 and GA1 signal strapping to 3.3V and GND signals, which creates a different E0 and E1 chip enable decode on the E1 and E0 inputs of the EEPROM.
FPGA input. Connection to ground is only used to signal power not good from the XM105 to the board. There are no power supplies on this XM105. By default, the connector is left open. See Xilinx board user guides and schematics for additional information. •...
Page 30
Chapter 1: XM105 www.xilinx.com FMC XM105 Debug Card User Guide UG537 (v1.2) September 24, 2010 Downloaded from Elcodis.com electronic components distributor...