Xilinx XtremeDSP Spartan-3A DSP 3400A HW-SD3400A-DSP-DB-UNI-G User Manual page 18

Chapter 1: Introduction
18
Downloaded from Elcodis.com electronic components distributor
4. AC'97 SoundMAX Codec
Analog Devices AD1981B. The device supports 16-bit stereo audio and sampling rates
up to 48 kHz. The sampling rate for recording and playback can also be different.
Table 1-2 defines the pin assignments.
Table 1-2: AC'97 SoundMAX Codec Interface Pin Assignments
FPGA Pin
AC14 CODEC_BIT_CLK
AC15 CODEC_RESET_B
AB6 CODEC_SDATA_IN
AD14 CODEC_SDATA_OUT
W15 CODEC_SYNC
5. DVI Connector
Used to connect an external video monitor (DVI or VGA) to the Spartan-3A DSP 3400A
Edition board. Table 1-3
Note: The VGA monitor can be connected to the development board with a
DVI-to-VGA adaptor (sold separately).
Table 1-3: DVI Interface Pin Assignments
FPGA Pin Description
AE7 DVI_D_0
AE6 DVI_D_1
AC8 DVI_D_2
AD7 DVI_D_3
AB7 DVI_D_4
AF5 DVI_D_5
AA10 DVI_D_6
W10 DVI_D_7
Y10 DVI_D_8
V11 DVI_D_9
6. Display Controller Device
The DVI circuitry uses a Chrontel CH7301C capable of 24-bit color and 1600 ×
1200-pixel resolution. The display controller device drives the digital and analog
signals to the DVI connector
controlled through the I
The DVI connector supports the I
monitor configuration parameters, which can then be read by the FPGA through the
2
I C bus. See "I2C Bus Addressing," page 42
www.xilinx.com
Description
defines the pin assignments.
FPGA Pin
V10 DVI_D_10
U11 DVI_D_11
AD17 DVI_DE
AF25 DVI_GPOI1
AC11 DVI_H
AD15 DVI_RESET_B
AD11 DVI_V
AC12 DVI_XCLK_N
AB12 DVI_XCLK_P
("5. DVI Connector"). The display controller device is
2
C bus.
2
C protocol, allowing the development board to read
for detailed information.
Spartan-3A DSP 3400A Edition User Guide
Description
UG498 (v2.2) November 17, 2008
R