HP Visualize b132L Service Handbook page 86

B class
Hide thumbs Also See for Visualize b132L:
Table of Contents

Advertisement

Troubleshooting
Selftest Failures
0015
DINO_BRDG_FEAT_INIT
ister
0016
DINO_PCIROR_INIT
0017
DINO_PCIWOR_INIT
0018
DINO_TLTIM_INIT
* = Unexpected interrupts that should never occur in PDC
code.
Code
Name
1x01
UNEXPECTED_INTERRUPT
1x02
UNEXPECTED_INTERRUPT
(unused)*
1x03
UNEXPECTED_INTERRUPT
1x04
UNEXPECTED_INTERRUPT
1x05
UNEXPECTED_INTERRUPT
1x06
UNEXPECTED_INTERRUPT
1x07
UNEXPECTED_INTERRUPT
tion trap*
1x08
UNEXPECTED_INTERRUPT
trap
1x09
UNEXPECTED_INTERRUPT
1x0A
UNEXPECTED_INTERRUPT
trap*
1x0B
UNEXPECTED_INTERRUPT
trap*
1x0C
UNEXPECTED_INTERRUPT
1x0D
UNEXPECTED_INTERRUPT
1x0E
UNEXPECTED_INTERRUPT
1x0F
UNEXPECTED_INTERRUPT
1x10
UNEXPECTED_INTERRUPT
1x11
UNEXPECTED_INTERRUPT
fault*
1x12
UNEXPECTED_INTERRUPT
trap*
1x13
UNEXPECTED_INTERRUPT
1x14
UNEXPECTED_INTERRUPT
1x15
UNEXPECTED_INTERRUPT
1x16
UNEXPECTED_INTERRUPT
1x17
UNEXPECTED_INTERRUPT
fer trap*
1x18
UNEXPECTED_INTERRUPT
fer trap*
1x19
UNEXPECTED_INTERRUPT
1x1A
UNEXPECTED_INTERRUPT
rights trap*
1x1B
UNEXPECTED_INTERRUPT
id trap*
1x1C
UNEXPECTED_INTERRUPT
trap*
Code
Name
1000
UNEXPECTED_INTERRUPT
ing PDC execution
1030
STARTING_EST
1031
EST_SKIPPED
1032
BAD_CPU_TEST_MODE
103C
CPU_INIT
103E
EXITING_EST
103F
CACHE_LOAD_ERROR
1040-1048 CPU_BASIC
1049-1050 CPU_ALU
1051-1058 CPU_BR
1059-105A CPU_SIDE_EFF
est
1061-1066 CPU_CB
1067-1075 CPU_ARITH_COND
tion selftest
1076-1077 CPU_BIT_OP
test
64
hvrs brdg_feat reg-
hvrs pciror register
hvrs pciwor register
hvrs tltim register
Meaning
HPMC
Powerfail interrupt
Recovery Counter Trap*
External Interrupt
LPMC
ITLB page fault*
Instruction mem protec-
Illegal instruction
Break instruction trap
Privileged instruction
Privileged register
Overflow trap*
Conditional trap*
Assist exception trap
DTLB miss/page fault*
Non-access ITLB fault*
Non-access DTLB/page
Data memory protection
Data memory break trap*
TLB dirty bit trap*
Page Reference trap*
Assist emulation trap*
Higher-privilege trans-
Lower-privilege trans-
Taken branch trap*
Data memory access
Data memory protection
Unaligned data ref
Meaning
Interrupt occurred dur-
Starting Early Selftest
Early Selftest skipped
Initialize the CPU
Exiting Early Selftest
CPU basic selftest
CPU ALU selftest
CPU branch selftest
CPU side effect selft-
CPU arithmetic condi-
CPU bit operation self-

Advertisement

Chapters

Table of Contents
loading

This manual is also suitable for:

B180lB160lVisualize c360

Table of Contents