Kontron CPCI-MXS Technical Reference Manual page 127

6u compactpci 64-bit system processor
Table of Contents

Advertisement

cPCI-MXS64 Technical Reference Manual
POST Codes (continued)
POST #
Designation
4E
Manufacturing POST Loop or
display Messages
4F
Security Check
50
Write CMOS
51
Pre-Boot Enable
52
Initialize Option (ROM scan)
53
Initialize Time Value
54-5F
Reserved
60
61
Final Init
62
Num Lock ON
63
Boot Attempt
64-7F
Reserved
80
Kontron Segment Move 1
81
Kontron Segment Move 2
82
Kontron Segment Move 3
83
Check & Program CPLD
84
Kontron CRC Check
85-AF
Reserved
B0
Spurious
B1
Unclaimed NMI
B2-BD
Reserved
BE
Early Prog Chipset Def.
BF
Program Chip Set
Artisan Technology Group - Quality Instrumentation ... Guaranteed | (888) 88-SOURCE | www.artisantg.com
Description
1.
Reboot if Manufacturing POST Loop pin is set.
2.
Otherwise display any messages (i.e., any non-fatal errors
that were detected during POST).
3.
Enter SETUP if needed.
Ask password security if needed.
Write all CMOS values back to CMOS-RAM and clear screen.
1.
Enable Parity checker.
2.
Enable NMI.
3.
Enable cache before boot.
1.
Call POST 81
2.
Initialize any ROMs present from C8000h to DBFFFh. Disable
POST code from segment E0000h.
3.
Initialize any ROMs present from DC000h to E0800h.
NOTE: When FSCAN option is enabled, will initialize from C8000h
to F7FFFh.
Initialize Time value in 40h: BIOS area.
Reserved
Store boot partition of head & cylinder.
For last µs detail before boot.
Put Num Lock ON and Daylight Saving.
1.
Call POST 82.
2.
Set Low stack.
3.
Boot via int 19h.
Reserved
Install the Kontron segment from Flash to DC00:0h.
Install the Kontron segment from DC00:0h to 7000:0h.
Install the Kontron segment from 7000:0h to EC00:0h.
Check & Program CPLD for valid UserCode & IDCode.
Check if Kontron block have a valid CRC. If not, the Emergency
procedure is launched.
Reserved
If interrupt occurs in protected mode.
If unmasked NMI occurs, display:
Press F1 to disable NMI, F2 reboot.
Reserved
Going to early program chipset to default values (called from
POST_8s).
Called early at POST 0Dh to program chipset from CT-TABLE.
F-6

Advertisement

Table of Contents
loading

This manual is also suitable for:

Cpci-mxs64

Table of Contents