Antenna Tuner Control Interface; Configuration Pins - Quectel RM510Q-GL Hardware Design

4.7. Antenna Tuner Control Interface

ANTCTL[1:2] and RFFE interface are used for antenna tuner control and should be routed to an
appropriate antenna control circuit. More details about the interface will be added in the future version of
this document.
Table 27: Pin Definition of Antenna Tuner Control Interface
Pin No. Pin Name
56 RFFE_CLK*
58 RFFE_DATA*
65 RFFE_VIO_1V8
61 ANTCTL1*
63 ANTCTL2*
NOTE
1)
If customers have this function requirement, please contact us for more details.

4.8. Configuration Pins

The module provides four configuration pins, which are defined as below.
Table 28: Configuration Pins List of M.2 Specification
Config_0 Config_1
(Pin 21) (Pin 69)
NC GND
Table 29: Definition of Configuration Pins
Pin
Pin Name
No.
21 CONFIG_0
RM510Q-GL_Hardware_Design
I/O Description
1)
DO Used for external MIPI IC control
1)
IO Used for external MIPI IC control
1)
PO Power supply for antenna tuner
DO, PD Antenna Control GPIO
DO, PD Antenna Control GPIO
Config_2 Config_3
(Pin 75) (Pin 1)
NC NC
I/O Description
DO Not connected internally
RM510Q-GL Hardware Design
DC Characteristics
1.8 V
1.8 V
1.8 V
1.8 V
1.8 V
Module Type and
Main Host Interface
Quectel defined
DC Characteristics
-
5G Module Series
Port
Configuration
2
52 / 88