Table of Contents
Advertisement
3.3.4. Supervision Features
The cPCI-DMXS64GX provides a set of programmable I/O registers to setup the Intel
PIIX4 (I/O addresses 4030h to 4037h) and the XILINX FPGA (I/O addresses
programmable at 190h-193h, 290h-293h or 390h-393h using the AWARD Chipset
Features Setup).
Only register bits needed to program the power fail detection and watchdog functions are
described below.
3.3.4.1. Power Fail Monitoring
The power failure detector status can be readout from one bit of the system register located
at the address 4031h (See table below). The detection conforms to the following conditions
(* = active low signal):
It always monitors the +5V power supply. When it drops below 4.65V (typical), the system
is reset.
It can monitor the onboard battery. When the battery is in a low condition (below 2.9V
typical), the PFO* (power fail output) signal goes low. The status of the PFO* signal can
be read at I/O address 4031h, bit 1 (0 = failed, 1 = good). An interrupt handler can then
service the interrupt. If you choose not to generate an NMI, you can use an algorithm to
detect a low battery condition and respond accordingly.
Register
Bit #
4030h
0-7
Reserved
4031h
0, 2-7
Reserved
1
Power Fail Output (Internal/External
Battery or External Power Source)
4032h
0, 2-7
Reserved
1
Watchdog Stage 1 Status
4034h
0-7
Reserved
4035h
0-1, 4-7
Reserved
2
Watchdog enable
3
Watchdog reset
4036h
0-7
Reserved
4037h
0-7
Reserved
For more information, contact the Technical Support department
Function
Reserved
Reserved
Read: 0 = Failed, 1 = Good
Reserved
Read: 0 = Timed out, 1 = Normal
Reserved
Reserved
Write: 1 = Disable, 0 = Enable
Write: 1-0-1 (toggle) to activate
the watchdog (when enabled)
Reserved
Reserved
3.19
Installing the Board
Software Programming
Advertisement
Table of Contents
