Condition Register; Event Register - ITech IT8800 Series Programming Manual

Programmable dc electronic load
Hide thumbs Also See for IT8800 Series:
Table of Contents

Advertisement

The following figure shows the status register structure of the electronic load.

2.2 Condition register

As you can see from the figure above, channel statusregister and operation
status register sets have a condition register, A condition register is a real-time,
read-only register that constantly updates to reflect the current operating
conditions of the instrument.
You can see the :CONDition? command in the STATus Subsystem to read the
condition registers.

2.3 Event register

Each status register set has an event register. An event register is a latched,
read-only register whose bits are set by the corresponding condition register.
Once a bit in an event register is set, it remains set (latched) until the register is
cleared by a specific clearing operation. The bits of an event register are
logically ANDed with the bits of the corresponding enable register and applied
to an OR gate. The output of the OR gate is applied to the status byte
register.Send the *ESR? command to read the standard event register.All other
Copyright © ITECH Electronic Co., Ltd.
SCPI Register
17

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents