Spi Flash Characteristics; Spi Flash Timing; Read-Register Timing - Infineon Cypress WICED CYW43903 Manual

Table of Contents

Advertisement

17. SPI Flash Characteristics

17.1 SPI Flash Timing

17.1.1 Read-Register Timing

Figure 13
shows the SPI flash extended and quad read-register timing.
Note: Regarding
Figure
13: All Read Register commands except Read Lock Register are supported. A Read Nonvolatile Configuration Register operation will output data
starting from the least significant byte.
Extended
0
C
DQ0
Command
MSB
DQ1
High-Z
Quad
0
C
DQ[3:0]
Command
MSB
Document Number: 002-14826 Rev. *G
PRELIMINARY
Figure 13. SPI Flash Read-Register Timing
7
8
9
LSB
D
D
OUT
OUT
MSB
1
2
3
LSB
LSB
D
D
D
OUT
OUT
MSB
10
11
12
D
D
D
OUT
OUT
OUT
OUT
CYW43903
13
14
15
LSB
D
D
D
OUT
OUT
OUT
Don't care
D
OUT
Page 55 of 65

Advertisement

Table of Contents
loading

Table of Contents