Package Contents; Additional Information - Xilinx ML405 User Manual

Chapter 1: ML405 Evaluation Platform
•
•
•
•
•
•
•
•
•
•
•
•

Package Contents

•
•
•
•
•

Additional Information

For current information about your ML405 evaluation platform, see:
http://www.xilinx.com/ml405
The information includes:
•
•
•
•
•
•
•
•
For information about the Virtex-4 family of FPGA devices, including product highlights,
data sheets, user guides, and application notes, visit the Virtex-4 website at
http://www.xilinx.com/virtex4.
Additional information is available from the data sheets and application notes from the
component manufacturers.
8
System ACE™ CompactFlash configuration controller with Type I/II CompactFlash
connector
ZBT synchronous SRAM (9 Mb) on 32-bit data bus with four parity bits
Intel StrataFlash (or compatible) linear flash chips (8 MB)
10/100/1000 tri-speed Ethernet PHY transceiver
USB interface chip (Cypress CY7C67300) with host and peripheral ports
Xilinx XC95144XL CPLD to allow linear flash chips to be used for FPGA configuration
Xilinx XCF32P Platform Flash configuration storage device
JTAG configuration port for use with Parallel Cable III, Parallel Cable IV, or Platform
USB cable
IIC fan controller
Onboard power supplies for all necessary voltages
5V @ 6A AC adapter
Power indicator LED
Xilinx Virtex-4 ML405 evaluation platform
System ACE CompactFlash card
Power supply with power cord
Carrying case with anti-static foam
Xilinx serial ATA crossover cable
Current version of this user guide in PDF format
Example design files for demonstration of Virtex-4 features and technology
Demonstration hardware and software configuration files for the System ACE
controller, Platform Flash configuration storage device, CPLD, and linear flash chips
MicroBlaze™ and PowerPC
Full schematics in PDF format and ViewDraw schematic format
PC board layout in Pads PCB format
Gerber files in *.pho and *.pdf for the PC board (There are many free or shareware
Gerber file viewers available on the internet for viewing and printing these files)
Additional documentation, errata, frequently asked questions, and the latest news
www.xilinx.com
®
405 EDK reference design files
ML405 Evaluation Platform
UG210 (v1.5.1) March 10, 2008
R