Table of Contents
Advertisement
R
34. SFP Connector
The board contains a small form-factor pluggable (SFP) connector and cage assembly
(U54) that accepts SFP modules. The SFP interface is connected to MGT 102B on the FPGA.
The SFP module serial ID interface is connected to the IIC mux on the board (See
Bus with 4 Kb EEPROM," page 22
the SFP module are connected to jumpers, test points, and LEDs as described in
Table 1-16: Configuration for SEP Module Control and Status Signals
35. Differential MGT Input and Output With SMA Connectors
Four SMA connectors (Rosenberger 32K153-400E3) along the top edge of the board connect
to MGT 102A on the FPGA. The SMA connectors provide a convenient and easily
accessible method of interfacing to MGTs for general-purpose connectivity. The SMAs are
designed and laid out to provide high-quality MGT connections for speeds up to
3.125 Gb/s.
The transmit pair is connected directly from the FPGA to the SMA connectors while the
receive pair is connected to the FPGA via series AC coupling capacitors. If a DC-coupled
receive-side connection is desired, these capacitors can be replaced with 0Ω 0402-size
resistors.
ML405 Evaluation Platform
UG210 (v1.5.1) March 10, 2008
SFP Control/Status Signal
SFP TX FAULT
SFP TX DISAB
SFP MOD DETECT
SFP RT SEL
SFP LOS
www.xilinx.com
for more information). The control and status signals for
Board Connection
Test Point J47
• High = Fault
• Low = Normal Operation
Jumper J34
• Jumper Off = SFP Enabled
• Jumper On = SFP Disabled
Test Point J46
• High = Module Not Present
• Low = Module Present
Jumper J33
• Jumper Off = Full Bandwidth
• Jumper On = Reduced Bandwidth
Test Point J45
• High = Loss of Receiver Signal
• Low = Normal Operation
LED DS212
• LED Off = Loss of Receiver Signal
• LED On = Normal Operation
Detailed Description
"14. IIC
Table
1-16.
29
Advertisement
Table of Contents
