CompactFlash Connector
CompactFlash
Connector
1–6
Nios Development Board Reference Manual, Cyclone Edition
The CompactFlash connector (CON3) enables hardware designs to access
a CompactFlash card (see
are supported:
■
ATA (hot swappable mode)
■
IDE (IDE hard disk mode)
Figure 1–3. CompactFlash Connector
Most pins of CON3 connect to I/O pins on the FPGA. The following pins
have special connections:
■
Pin 13 of CON3 (VCC) is driven by a power MOSFET that is
controlled by an FPGA I/O pin. This allows the FPGA to control
power to the CompactFlash card for the IDE connection mode.
■
Pin 26 of CON3 (-CD1) is pulled up to 5V through a 10 Kohm resistor.
This signal is used to detect the presence of a CompactFlash card;
when the card is not present, the signal is pulled high through the
pull-up resistor.
■
Pin 41 of CON3 (RESET) is pulled up to 5V through a 10 Kohm
resistor, and is controlled by the EPM7128AE configuration
controller. The FPGA can cause the configuration controller to assert
RESET, but the FPGA does not drive this signal directly.
1
The CompactFlash connector shares several Cyclone I/O pins
with expansion prototype connector PROTO1. See
Prototype Connector (PROTO1)" on page 1–11
PROTO1.
Table 1–2 on page 1–7
Figure
1–3). The following two access modes
provides CompactFlash pin out details.
"Expansion
for details on
Altera Corporation
December 2004
Need help?
Do you have a question about the Nios II Cyclone Edition and is the answer not in the manual?
Questions and answers