Lattice Semiconductor MachXO2 Programming And Configuration Usage Manual page 49

Hide thumbs Also See for MachXO2:
Table of Contents

Advertisement

Exit
Notes:
To 'Read Status Register' over the I
2
C configuration port,
the MachXO2 must have the EFB instantiated and with the
EFB 'wb_clk_i' input connected to a valid clock source
of at least 7.5x the I2C bus rate. If the EFB is not instantiated
2
(not recommended), the I
C configuration port 'Read Status Register'
readback data will be 0xFFFF. To temporarily work around this limitation,
the 'Transmit Read Status Register' step can be omitted.
Refresh was successful if Status Register BUSY bit = 0, DONE bit = 1,
and Configuration Check Status bits = 000. See TN1246,
Flash Memory and Hardened Control Functions in MachXO2 Devices
www.latticesemi.com/dynamic/view_document.cfm?document_id=46300
www. l a t t i c es e mi . c om/ d ynami c / v i e w_document . c f m ?document _ i d =46300
Reference Guide
for complete Read Status Register command details.
MachXO2 Programming and Configuration Usage Guide
No
Yes
Transmit Refresh
Refresh?
Command (0x79)
Wait t
Transmit Disable
Configuration
Interface Command
(0x26)
www. l a t t i c e s e m i . c o m / d y n a m i c / v i e w _ d o c u m e n t . c f m ? d o c u m e n t _ i d = 4 6 3 0 0
Using User
49
6
Offline
Mode?
Yes
REFRESH
Transmit
Check
Yes
Read Status
for
Success?
Register Command
(0x3C)
No
Yes
Refresh
Successful?
No
Retry
Count
Exceeded?
Yes
Done
Clean Up
No

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents