Transfr Operation - Lattice Semiconductor MachXO2 Programming And Configuration Usage Manual

Hide thumbs Also See for MachXO2:
Table of Contents

Advertisement

TransFR Operation

The MachXO2, like other Lattice FPGAs, provides for the TransFR™ capability. TransFR is described in TN1087
Minimizing System Interruption During Configuration Using TransFR
how you can update bitstream in MachXO2 by using the TransFR feature.
Figure 15. Bitstream Update Using TransFR
The example assumes that you have the golden image stored in Flash in order to initiate the system, and will then
use SPI PROM as a resource for image updates without disturbing the system. Figure 16 shows the process flow
for performing this task.
Figure 16. Example Process Flow
MachXO2 Programming and Configuration Usage Guide
MachXO2
sys clock
Configuration
Global Reset
Flash with
Golden Image
System Board
System running
Program SPI PROM
with new pattern
Program MachXO2 Feature
Row to Dual-Boot through
2, 5
JTAG
6
Halt sys clk
Issue TransFR Refresh
instruction through JTAG 3
Release sys clock
System running again
with new image 4
Notes:
1. User can use operations such as "SPI Flash Background Erase, Program, Verify" for this.
2. User can use operations such as "XFlash Program Feature Rows" for this.
3. User can use operations like "XFlash TransFR" for this.
4. If new image failed to config MachXO2, the golden image in Flash will still config MachXO2,
so system will still be running with original image.
5. Feature Row only needs to be programmed if changes need to be made, for instance,
disable or enable JTAG, Slave Port. If no changes need to be made, please skip this step.
6. This step is optional.
Technology. The following is an example of
SPI PROM
with New
SRAM
Image
Assume MachXO2
Flash has been
programmed and
running
1
Can use
Diamond Programmer
Global Reset
occurs
7
29

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents