Toshiba TMP91C824F Data Book page 32

16bit microcontroller tlcs-900/l1 series
Table of Contents

Advertisement

3.3.6
Standby controller
(1) Halt Modes
When the HALT instruction is executed, the operating mode switches to Idle2, Idle1 or Stop
Mode, depending on the contents of the SYSCR2<HALTM1,HALTM0> register.
The subsequent actions performed in each mode are as follows:
• IDLE2: Only the CPU halts.
‚ Idle1: Only the oscillator and the RTC (real-time clock) continue to operate.
ƒ Stop: All internal circuits stop operating.
The operation of each of the different Halt Modes is described in Table 3.3.3.
Halt Mode
SYSCR2 <HALTM1:0>
CPU
I/O ports
TMRA
Block
SIO, SBI
A/D converter
WDT
RTC,MLD
The internal I/O is available to select operation during IDLE2 mode.by setting the
following register.
Table 3.3 2 Shows the registers of setting operation during IDLE2 mode.
Table 3.3.2 SFR seting operation during IDLE2 mode
Internal I/O
TMRA01
TMRA23
SIO0
SIO1
A/D converter
WDT
SBI
Table 3.3.3 I/O operation during Halt Modes
IDLE2
11
Keep the state when the HALT instruction
was executed.
Available to select
operation block
91C824-29
SFR
TA01RUN<I2TA01>
TA23RUN<I2TA23>
SC0MOD1<I2S0>
SC1MOD1<I2S1>
ADMOD1<I2AD>
WDMOD<I2WDT>
SBI0BR0<I2SBI0>
IDLE1
10
Stop
Possible to operate
TMP91C824
STOP
01
See table 3.3.6
Stop

Advertisement

Table of Contents
loading

Table of Contents