Appendix A: Riscwatch And Risctrace Interfaces; Riscwatch Interface - Xilinx Virtex-II Pro User Manual

Prototype platform
Table of Contents

Advertisement

R
RISCWatch and RISCTrace Interfaces
This appendix summarizes the interface requirements between the PPC405x3 and the
RISCWatch and RISCTrace tools.
The requirement for separate JTAG and trace connectors is being replaced with a single
Mictor connector to improve the electrical and mechanical characteristics of the interface.
Pin assignments for the Mictor connector are included in the signal-mapping tables.

RISCWatch Interface

The RISCWatch tool communicates with the PPC405x3 using the JTAG and debug
interfaces. It requires a 16-pin, male 2x8 header connector located on the target
development board. The layout of the connector is shown in
described in
Table
processor chip to ensure signal integrity. Position 14 is used as a connection key and does
not contain a pin.
Virtex-II Pro Prototype Platform User Guide
UG027 / PN 0402044 (v1.6) October 25, 2002
Table
A-1. A mapping of PPC405x3 to RISCWatch signals is provided in
A-2. At the board level, the connector should be placed as close as possible to the
Figure A-1: JTAG-Connector Physical Layout
www.xilinx.com
1-800-255-7778
Figure A-1
1
2
0.1"
15
16
0.1"
UG018_50_100901
Appendix A
and the signals are
27

Advertisement

Table of Contents
loading

Table of Contents