Orban Optimod-FM 8300 Operating Manual page 275

Digital audio processor
Table of Contents

Advertisement

OPTIMOD-FM DIGITAL
IC603
EPM7256ATC100-10
+3.3V
+3.3V
18
34
START
69
(SHT6)
6
8
9
10
12
13
14
16
17
DSPRST
(SHT6)
19
HWR
(SHT6)
PLDEN
20
(SHT6)
24.576MHZ
87
GCLK1
89
GCLRn
88
OE1
36.864MHZ
90
OE2/GCLK2
11
26
38
43
59
74
86
95
P2TDI
4
TDI
(SHT6)
PTMS
15
TMS
PTCK
62
TCK
PTDO
73
TDO
IDATA2
71
SD62
75
(SHT2)
SD63
76
(SHT2)
DOUTFSYNC
83
DOUTBCLK
77
1
2
5
7
22
24
27
28
49
50
53
55
70
+3.3V
+3.3V
R601
100K
R602
J603
1%
100K
PTCK
1
(SHT6)
PTDO
1%
3
PTMS
5
(SHT6)
N/C
7
+3.3V
9
HDR 5X2
R603
UNSHRD
100K
1%
JTAG PORT
P1TDI
(SHT6)
IC604
EXTALA
1
CLKREF
(SHT2)
EXTALB
(SHT2)
FSYNCA
(SHT2)
FSYNCB
(SHT2)
BCLKA
(SHT2)
+3.3V
BCLKB
4
VSS
(SHT2)
IFSYNC
(SHT2)
51
IBCLK
66
(SHT2)
82
R605 75.0 OHM
CY2305
68
C601
67
R606 75.0 OHM
OBCLKB
65
?
64
J615
1000PF
(SHT2)
63
OBCLKA
1 2
C600
61
DACBCLK
3 4
60
58
*
0.1UF
57
56
54
OFSYNCA
18.432MHzA
(SHT2)
52
IRQB1
36.864MHzB
(SHT2)
48
IRQB2
24.576MHzB
(SHT2)
R607
47
SD_00
33.8688MHz
(SHT2)
75.0 OHM
46
SD_01
(SHT2)
45
SD10
(SHT2)
44
SD11
OFSYNCB
(SHT2)
42
SD20
(SHT2)
41
SD21
(SHT2)
40
SD30
(SHT2)
37
SD31
(SHT2)
36
SD40
(SHT2)
35
SD41
(SHT2)
33
SD50
*
(SHT2)
32
SD51
C810
(SHT2)
31
SD60
(SHT2)
R608
30
SD61
PILOTDATA
(SHT2)
29
SD70
75.0 OHM
(SHT2)
25
SD71
(SHT2)
R609
23
PILOTWCLK
21
75.0 OHM
81
IFSYNC
R610
80
PILOTBCLK
IBCLK
79
IMCLK
75.0 OHM
78
DACFSYNC
72
R611
ODATA0
(SHT5)
IOLINK
75.0 OHM
100
DACFSYNC
99
DACBCLK
R612
ODATA1
98
97
75.0 OHM
DACBCLK
96
94
93
92
85
84
* DO NOT STUFF
?
JUMPERS
9400
OTHER
INSTALL
J615_1-2
NO
YES
J615_3-4
YES
NO
J616
YES
NO
OFSYNCB
OBCLKB
+3.3V
ODATA0
ODATA1
ODATA2
(SHT2)
ODATA3
2
(SHT2)
DOUTFSYNC
4
DOUTBCLK
6
N/C
8
N/C
10
+3.3V
6
VCC
R613
3
IMCLK
CLK1
2
CLK2
N/C
75.0 OHM
5
CLK3
N/C
1%
7
CLK4
N/C
8
CLKOUT
N/C
+3.3V
+3.3V
C2 0.1UF
I/O BOARD
CONNECTOR
C1 0.1UF
J601
PILOTWCLK
1
2
PILOTBCLK
3
4
PILOTDATA
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
RIBBON CABLE_26P
J616
+3.3V
1
2
*
R812
HDR 2
IC601
2
A1
4
18
A2
Y1
6
16
A3
Y2
8
14
A4
Y3
11
12
IDATA0
A5
Y4
(SHT2)
13
9
IDATA1
A6
Y5
(SHT2)
15
7
IDATA2
A7
Y6
17
5
A8
Y7
3
Y8
1
OE1
19
OE2
74LVC2244
+3.3V
IC602
2
A1
4
18
A2
Y1
6
16
A3
Y2
8
14
A4
Y3
11
12
A5
Y4
13
9
A6
Y5
15
7
A7
Y6
17
5
A8
Y7
3
Y8
1
OE1
19
OE2
74LVC2244
+3.3V
+5V
L1
Ferrite 0805
IC802
PLL1700E
18
10
RST
MCKO
11
MCKO
2
MODE
1
ML/SR01
20
9
MC/FS1
RSV
N/C
19
MD/FS0
12
SCK01
6
14
XT1
SCK02
17
SCK03
13
SCK04
5
XT2
0.1UF
C806
+5V
R801
IC801
10.0K
1%
PLL1700E
18
10
RST
MCKO
11
MCKO
2
MODE
1
ML/SR01
20
9
MC/FS1
RSV
N/C
19
MD/FS0
12
SCK01
C801
6
14
XT1
SCK02
N/C
10UF 20V
17
SCK03
13
SCK04
5
XT2
C802
0.1UF
C804
C803
0.1UF
10UF 20V
+3.3V
C805
L2
R802
150OHM
IC804
1
3
OE
OSC
C3
0.1UF
CMX-309FBC-27.000000M
6-57
TECHNICAL DATA
+5V
IC807G
74AHCT04
C809
E44
0.1UF
E45
E46
E47
R808
24.576MHz
33.2OHM
E48
IC807D
R806
9
8
24.576MHzB
33.2OHM
74AHCT04
E42
E43
IC807C
R807
5
6
33.8688MHz
33.2OHM
74AHCT04
IC807A
R809
1
2
18.432MHzA
33.2OHM
74AHCT04
IC807B
R811
3
4
36.864MHzB
0.1UF
33.2OHM
R810
74AHCT04
33.2OHM
36.864MHz
DSP SERIAL AUDIO INTERFACE
AND CLOCK GENERATION
62170.000.12

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

8300j

Table of Contents